Jeffery Shawn Zweizig

Array ( [id] => 7635861 [patent_doc_number] => 06380799 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-30 [patent_title] => 'Internal voltage generation circuit having stable operating characteristics at low external supply voltages' [patent_app_type] => B1 [patent_app_number] => 09/721130 [patent_app_country] => US [patent_app_date] => 2000-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 5404 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 6 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/380/06380799.pdf [firstpage_image] =>[orig_patent_app_number] => 09721130 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1597926 [patent_doc_number] => 06384667 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-07 [patent_title] => 'Stabilized power supply for remotely powered electronic components' [patent_app_type] => B1 [patent_app_number] => 09/721497 [patent_app_country] => US [patent_app_date] => 2000-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2344 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/384/06384667.pdf [firstpage_image] =>[orig_patent_app_number] => 09721497 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1597816 [patent_doc_number] => 06384639 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-07 [patent_title] => 'Circuit and method for reducing static power dissipation in a semiconductor device' [patent_app_type] => B1 [patent_app_number] => 09/715828 [patent_app_country] => US [patent_app_date] => 2000-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1650 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/384/06384639.pdf [firstpage_image] =>[orig_patent_app_number] => 09715828 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1472280 [patent_doc_number] => 06407617 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-18 [patent_title] => 'Bias circuit and method of fabricating semiconductor device' [patent_app_type] => B1 [patent_app_number] => 09/714131 [patent_app_country] => US [patent_app_date] => 2000-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 16 [patent_no_of_words] => 5639 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/407/06407617.pdf [firstpage_image] =>[orig_patent_app_number] => 09714131 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1469115 [patent_doc_number] => 06459328 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-01 [patent_title] => 'High speed voltage boosting circuit' [patent_app_type] => B1 [patent_app_number] => 09/709367 [patent_app_country] => US [patent_app_date] => 2000-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6744 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/459/06459328.pdf [firstpage_image] =>[orig_patent_app_number] => 09709367 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7639581 [patent_doc_number] => 06396335 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-28 [patent_title] => 'Biasing scheme for low supply headroom applications' [patent_app_type] => B1 [patent_app_number] => 09/712413 [patent_app_country] => US [patent_app_date] => 2000-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2456 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 6 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/396/06396335.pdf [firstpage_image] =>[orig_patent_app_number] => 09712413 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1442289 [patent_doc_number] => 06335653 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-01 [patent_title] => 'Transmission gate' [patent_app_type] => B1 [patent_app_number] => 09/699488 [patent_app_country] => US [patent_app_date] => 2000-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7695 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 305 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/335/06335653.pdf [firstpage_image] =>[orig_patent_app_number] => 09699488 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1495707 [patent_doc_number] => 06342803 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-29 [patent_title] => 'Pad driver' [patent_app_type] => B1 [patent_app_number] => 09/610592 [patent_app_country] => US [patent_app_date] => 2000-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2423 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/342/06342803.pdf [firstpage_image] =>[orig_patent_app_number] => 09610592 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7643310 [patent_doc_number] => 06429732 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-06 [patent_title] => 'Oscillator for simultaneously generating multiple clock signals of different frequencies' [patent_app_type] => B1 [patent_app_number] => 09/698965 [patent_app_country] => US [patent_app_date] => 2000-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 5979 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 4 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/429/06429732.pdf [firstpage_image] =>[orig_patent_app_number] => 09698965 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1588628 [patent_doc_number] => 06359492 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-19 [patent_title] => 'Arrangement for level conversion of high-frequency low-voltage signals' [patent_app_type] => B1 [patent_app_number] => 09/688554 [patent_app_country] => US [patent_app_date] => 2000-10-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4034 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/359/06359492.pdf [firstpage_image] =>[orig_patent_app_number] => 09688554 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4412473 [patent_doc_number] => 06271718 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-07 [patent_title] => 'Internal voltage converter for low operating voltage semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 9/675125 [patent_app_country] => US [patent_app_date] => 2000-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 3124 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/271/06271718.pdf [firstpage_image] =>[orig_patent_app_number] => 675125 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1525176 [patent_doc_number] => 06353354 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-05 [patent_title] => 'Pulse-width modulated bridge circuit within a second bridge circuit' [patent_app_type] => B1 [patent_app_number] => 09/669659 [patent_app_country] => US [patent_app_date] => 2000-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 19 [patent_no_of_words] => 5747 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/353/06353354.pdf [firstpage_image] =>[orig_patent_app_number] => 09669659 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1551339 [patent_doc_number] => 06346840 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-12 [patent_title] => 'Electronic device for controlling the bouncing in electronic circuits integrated on semiconductor substrate' [patent_app_type] => B1 [patent_app_number] => 09/660776 [patent_app_country] => US [patent_app_date] => 2000-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1493 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/346/06346840.pdf [firstpage_image] =>[orig_patent_app_number] => 09660776 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1367344 [patent_doc_number] => 06573781 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-03 [patent_title] => 'Method for the operation of an electronic circuit utilizing two different voltage levels and electronic circuit' [patent_app_type] => B1 [patent_app_number] => 09/657192 [patent_app_country] => US [patent_app_date] => 2000-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 1544 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/573/06573781.pdf [firstpage_image] =>[orig_patent_app_number] => 09657192 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4336680 [patent_doc_number] => 06320439 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-20 [patent_title] => 'Method and circuit of soft start and of power monitor for IC with multiple supplies' [patent_app_type] => 1 [patent_app_number] => 9/657436 [patent_app_country] => US [patent_app_date] => 2000-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1975 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/320/06320439.pdf [firstpage_image] =>[orig_patent_app_number] => 657436 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1479199 [patent_doc_number] => 06344768 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-05 [patent_title] => 'Full-bridge DC-to-DC converter having an unipolar gate drive' [patent_app_type] => B1 [patent_app_number] => 09/636107 [patent_app_country] => US [patent_app_date] => 2000-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2460 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/344/06344768.pdf [firstpage_image] =>[orig_patent_app_number] => 09636107 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1553827 [patent_doc_number] => 06400208 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-04 [patent_title] => 'On-chip trim link sensing and latching circuit for fuse links' [patent_app_type] => B1 [patent_app_number] => 09/634790 [patent_app_country] => US [patent_app_date] => 2000-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 3217 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/400/06400208.pdf [firstpage_image] =>[orig_patent_app_number] => 09634790 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4334252 [patent_doc_number] => 06329870 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-11 [patent_title] => 'Reference voltage generating circuitry' [patent_app_type] => 1 [patent_app_number] => 9/634589 [patent_app_country] => US [patent_app_date] => 2000-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 13 [patent_no_of_words] => 5709 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/329/06329870.pdf [firstpage_image] =>[orig_patent_app_number] => 634589 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4280543 [patent_doc_number] => 06323704 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-27 [patent_title] => 'Multiple voltage compatible I/O buffer' [patent_app_type] => 1 [patent_app_number] => 9/633948 [patent_app_country] => US [patent_app_date] => 2000-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 5131 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/323/06323704.pdf [firstpage_image] =>[orig_patent_app_number] => 633948 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1553811 [patent_doc_number] => 06400203 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-04 [patent_title] => 'Hot swap current limit circuits and methods' [patent_app_type] => B1 [patent_app_number] => 09/633542 [patent_app_country] => US [patent_app_date] => 2000-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1702 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/400/06400203.pdf [firstpage_image] =>[orig_patent_app_number] => 09633542 [rel_patent_id] =>[rel_patent_doc_number] =>)