Jeffery Shawn Zweizig

Array ( [id] => 4424419 [patent_doc_number] => 06177824 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-23 [patent_title] => 'Level shifting circuit' [patent_app_type] => 1 [patent_app_number] => 9/275030 [patent_app_country] => US [patent_app_date] => 1999-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 5183 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 275 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/177/06177824.pdf [firstpage_image] =>[orig_patent_app_number] => 275030 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4192490 [patent_doc_number] => 06160430 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-12 [patent_title] => 'Powerup sequence artificial voltage supply circuit' [patent_app_type] => 1 [patent_app_number] => 9/274456 [patent_app_country] => US [patent_app_date] => 1999-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2916 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/160/06160430.pdf [firstpage_image] =>[orig_patent_app_number] => 274456 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4358195 [patent_doc_number] => 06215349 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-10 [patent_title] => 'Capacitive coupled driver circuit' [patent_app_type] => 1 [patent_app_number] => 9/265253 [patent_app_country] => US [patent_app_date] => 1999-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 5361 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 215 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/215/06215349.pdf [firstpage_image] =>[orig_patent_app_number] => 265253 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4134921 [patent_doc_number] => 06127878 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-03 [patent_title] => 'Driver circuit with negative lower power rail' [patent_app_type] => 1 [patent_app_number] => 9/225664 [patent_app_country] => US [patent_app_date] => 1999-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 5497 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/127/06127878.pdf [firstpage_image] =>[orig_patent_app_number] => 225664 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4106467 [patent_doc_number] => 06066974 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-23 [patent_title] => 'High power transistor switch with low transmission loss' [patent_app_type] => 1 [patent_app_number] => 9/223644 [patent_app_country] => US [patent_app_date] => 1998-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2693 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/066/06066974.pdf [firstpage_image] =>[orig_patent_app_number] => 223644 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4284341 [patent_doc_number] => RE037445 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-13 [patent_title] => 'Modular microscope system' [patent_app_type] => 2 [patent_app_number] => 9/212295 [patent_app_country] => US [patent_app_date] => 1998-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 12 [patent_no_of_words] => 3766 [patent_no_of_claims] => 60 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/037/RE037445.pdf [firstpage_image] =>[orig_patent_app_number] => 212295 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4245188 [patent_doc_number] => 06144243 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-07 [patent_title] => 'Method and circuit arrangement for reducing offset voltage of a signal' [patent_app_type] => 1 [patent_app_number] => 9/117751 [patent_app_country] => US [patent_app_date] => 1998-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 3807 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/144/06144243.pdf [firstpage_image] =>[orig_patent_app_number] => 117751 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4304220 [patent_doc_number] => 06198338 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-06 [patent_title] => 'Method of constructing a fuse for a semiconductor device and circuit using same' [patent_app_type] => 1 [patent_app_number] => 9/161228 [patent_app_country] => US [patent_app_date] => 1998-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2169 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/198/06198338.pdf [firstpage_image] =>[orig_patent_app_number] => 161228 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4163998 [patent_doc_number] => 06107844 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-22 [patent_title] => 'Methods and apparatus for reducing MOSFET body diode conduction in a half-bridge configuration' [patent_app_type] => 1 [patent_app_number] => 9/162243 [patent_app_country] => US [patent_app_date] => 1998-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 19 [patent_no_of_words] => 4051 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/107/06107844.pdf [firstpage_image] =>[orig_patent_app_number] => 162243 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4412891 [patent_doc_number] => 06232818 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-15 [patent_title] => 'Voltage translator' [patent_app_type] => 1 [patent_app_number] => 9/158723 [patent_app_country] => US [patent_app_date] => 1998-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5411 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/232/06232818.pdf [firstpage_image] =>[orig_patent_app_number] => 158723 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4192712 [patent_doc_number] => 06094077 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-25 [patent_title] => 'Dynamically controlled timing signal generator' [patent_app_type] => 1 [patent_app_number] => 9/156320 [patent_app_country] => US [patent_app_date] => 1998-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 3314 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/094/06094077.pdf [firstpage_image] =>[orig_patent_app_number] => 156320 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4257036 [patent_doc_number] => 06222397 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-24 [patent_title] => 'Output circuit with switching function' [patent_app_type] => 1 [patent_app_number] => 9/154807 [patent_app_country] => US [patent_app_date] => 1998-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 11725 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 241 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/222/06222397.pdf [firstpage_image] =>[orig_patent_app_number] => 154807 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 931531 [patent_doc_number] => 06980037 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-12-27 [patent_title] => 'Power on reset techniques for an integrated circuit chip' [patent_app_type] => utility [patent_app_number] => 09/153864 [patent_app_country] => US [patent_app_date] => 1998-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 53 [patent_no_of_words] => 14496 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/980/06980037.pdf [firstpage_image] =>[orig_patent_app_number] => 09153864 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4198091 [patent_doc_number] => 06130575 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-10 [patent_title] => 'High-speed switching regulator drive circuit' [patent_app_type] => 1 [patent_app_number] => 9/153108 [patent_app_country] => US [patent_app_date] => 1998-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 8221 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/130/06130575.pdf [firstpage_image] =>[orig_patent_app_number] => 153108 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4224486 [patent_doc_number] => 06111439 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-29 [patent_title] => 'High-speed switching regulator drive circuit' [patent_app_type] => 1 [patent_app_number] => 9/153111 [patent_app_country] => US [patent_app_date] => 1998-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 8215 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/111/06111439.pdf [firstpage_image] =>[orig_patent_app_number] => 153111 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4141827 [patent_doc_number] => 06121800 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-19 [patent_title] => 'Impedance matched, voltage-mode H-bridge write drivers' [patent_app_type] => 1 [patent_app_number] => 9/152869 [patent_app_country] => US [patent_app_date] => 1998-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 3788 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 210 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/121/06121800.pdf [firstpage_image] =>[orig_patent_app_number] => 152869 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4245090 [patent_doc_number] => 06144238 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-07 [patent_title] => 'Integrated power-on-reset circuit' [patent_app_type] => 1 [patent_app_number] => 9/151156 [patent_app_country] => US [patent_app_date] => 1998-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4202 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/144/06144238.pdf [firstpage_image] =>[orig_patent_app_number] => 151156 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4367184 [patent_doc_number] => 06191633 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-20 [patent_title] => 'Semiconductor integrated circuit with protection circuit against electrostatic discharge' [patent_app_type] => 1 [patent_app_number] => 9/149115 [patent_app_country] => US [patent_app_date] => 1998-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1648 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/191/06191633.pdf [firstpage_image] =>[orig_patent_app_number] => 149115 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4179181 [patent_doc_number] => 06140859 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-31 [patent_title] => 'Analog switch comprising connected bipolar junction transistors' [patent_app_type] => 1 [patent_app_number] => 9/148264 [patent_app_country] => US [patent_app_date] => 1998-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 3402 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/140/06140859.pdf [firstpage_image] =>[orig_patent_app_number] => 148264 [rel_patent_id] =>[rel_patent_doc_number] =>)