Jeffery Shawn Zweizig

Array ( [id] => 4112689 [patent_doc_number] => 06023176 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-08 [patent_title] => 'Input buffer' [patent_app_type] => 1 [patent_app_number] => 9/049823 [patent_app_country] => US [patent_app_date] => 1998-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3346 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/023/06023176.pdf [firstpage_image] =>[orig_patent_app_number] => 049823 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4211826 [patent_doc_number] => 06078205 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-20 [patent_title] => 'Circuit device, drive circuit, and display apparatus including these components' [patent_app_type] => 1 [patent_app_number] => 9/048176 [patent_app_country] => US [patent_app_date] => 1998-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 15 [patent_no_of_words] => 5854 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 28 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/078/06078205.pdf [firstpage_image] =>[orig_patent_app_number] => 048176 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4092818 [patent_doc_number] => 06018257 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-25 [patent_title] => 'Output drive circuit tolerant of higher voltage signals' [patent_app_type] => 1 [patent_app_number] => 9/046781 [patent_app_country] => US [patent_app_date] => 1998-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 2943 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/018/06018257.pdf [firstpage_image] =>[orig_patent_app_number] => 046781 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4139716 [patent_doc_number] => 06147528 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-14 [patent_title] => 'Method of invoking a power-down mode on an integrated circuit by monitoring a normally changing input signal' [patent_app_type] => 1 [patent_app_number] => 9/041937 [patent_app_country] => US [patent_app_date] => 1998-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3288 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/147/06147528.pdf [firstpage_image] =>[orig_patent_app_number] => 041937 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4199699 [patent_doc_number] => 06043688 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-28 [patent_title] => 'Ratio metric fault tolerant and redundant serial communication system' [patent_app_type] => 1 [patent_app_number] => 9/038581 [patent_app_country] => US [patent_app_date] => 1998-03-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4119 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/043/06043688.pdf [firstpage_image] =>[orig_patent_app_number] => 038581 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4211731 [patent_doc_number] => 06078198 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-20 [patent_title] => 'Device and method for driving a capacitive actuator' [patent_app_type] => 1 [patent_app_number] => 9/038639 [patent_app_country] => US [patent_app_date] => 1998-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3641 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 244 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/078/06078198.pdf [firstpage_image] =>[orig_patent_app_number] => 038639 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4179038 [patent_doc_number] => 06140848 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-31 [patent_title] => 'Electronic driver circuit that utilizes resonance with load circuitry in combination with timed switching to reduce power consumption' [patent_app_type] => 1 [patent_app_number] => 9/029707 [patent_app_country] => US [patent_app_date] => 1998-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 15 [patent_no_of_words] => 8584 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/140/06140848.pdf [firstpage_image] =>[orig_patent_app_number] => 029707 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4058538 [patent_doc_number] => 05969561 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-19 [patent_title] => 'Integrated circuit having a variable RF resistor' [patent_app_type] => 1 [patent_app_number] => 9/035368 [patent_app_country] => US [patent_app_date] => 1998-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 5137 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/969/05969561.pdf [firstpage_image] =>[orig_patent_app_number] => 035368 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4229584 [patent_doc_number] => 06011424 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-04 [patent_title] => 'Integrated birectional transistor switch for large signal voltages' [patent_app_type] => 1 [patent_app_number] => 9/033740 [patent_app_country] => US [patent_app_date] => 1998-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3832 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/011/06011424.pdf [firstpage_image] =>[orig_patent_app_number] => 033740 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4000915 [patent_doc_number] => 05920224 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-06 [patent_title] => 'Network for improving electro-magnetic interference response' [patent_app_type] => 1 [patent_app_number] => 9/024203 [patent_app_country] => US [patent_app_date] => 1998-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 16 [patent_no_of_words] => 7165 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/920/05920224.pdf [firstpage_image] =>[orig_patent_app_number] => 024203 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4246434 [patent_doc_number] => 06091274 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-18 [patent_title] => 'Optimum placement of bypass capacitors in a network for improving electro-magnetic interference response' [patent_app_type] => 1 [patent_app_number] => 9/024099 [patent_app_country] => US [patent_app_date] => 1998-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 16 [patent_no_of_words] => 7224 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/091/06091274.pdf [firstpage_image] =>[orig_patent_app_number] => 024099 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4225170 [patent_doc_number] => 06087861 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-11 [patent_title] => 'Data network drivers including balanced current supplies and related methods' [patent_app_type] => 1 [patent_app_number] => 9/023020 [patent_app_country] => US [patent_app_date] => 1998-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 4749 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 270 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/087/06087861.pdf [firstpage_image] =>[orig_patent_app_number] => 023020 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4164291 [patent_doc_number] => 06107863 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-22 [patent_title] => 'Charge pump circuit and logic circuit' [patent_app_type] => 1 [patent_app_number] => 9/017633 [patent_app_country] => US [patent_app_date] => 1998-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 25 [patent_no_of_words] => 10925 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 241 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/107/06107863.pdf [firstpage_image] =>[orig_patent_app_number] => 017633 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3965895 [patent_doc_number] => 05900747 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-04 [patent_title] => 'Sampling phase detector' [patent_app_type] => 1 [patent_app_number] => 9/017427 [patent_app_country] => US [patent_app_date] => 1998-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1446 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/900/05900747.pdf [firstpage_image] =>[orig_patent_app_number] => 017427 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3946737 [patent_doc_number] => 05973534 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-26 [patent_title] => 'Dynamic bias circuit for driving low voltage I/O transistors' [patent_app_type] => 1 [patent_app_number] => 9/015360 [patent_app_country] => US [patent_app_date] => 1998-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4593 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/973/05973534.pdf [firstpage_image] =>[orig_patent_app_number] => 015360 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4019761 [patent_doc_number] => 05963078 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-05 [patent_title] => 'Transformer coupled FET drive circuit' [patent_app_type] => 1 [patent_app_number] => 9/013132 [patent_app_country] => US [patent_app_date] => 1998-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2578 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/963/05963078.pdf [firstpage_image] =>[orig_patent_app_number] => 013132 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3992067 [patent_doc_number] => 05959488 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-28 [patent_title] => 'Dual-node capacitor coupled MOSFET for improving ESD performance' [patent_app_type] => 1 [patent_app_number] => 9/012928 [patent_app_country] => US [patent_app_date] => 1998-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 2502 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/959/05959488.pdf [firstpage_image] =>[orig_patent_app_number] => 012928 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4111068 [patent_doc_number] => 06100742 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-08 [patent_title] => 'Driver circuit for slope-controlled pulse switching of a load' [patent_app_type] => 1 [patent_app_number] => 9/008194 [patent_app_country] => US [patent_app_date] => 1998-01-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 2777 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/100/06100742.pdf [firstpage_image] =>[orig_patent_app_number] => 008194 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4088881 [patent_doc_number] => 06054881 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-25 [patent_title] => 'Input/output (I/O) buffer selectively providing resistive termination for a transmission line coupled thereto' [patent_app_type] => 1 [patent_app_number] => 9/005234 [patent_app_country] => US [patent_app_date] => 1998-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 5762 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/054/06054881.pdf [firstpage_image] =>[orig_patent_app_number] => 005234 [rel_patent_id] =>[rel_patent_doc_number] =>)