Jeffery Shawn Zweizig

Array ( [id] => 3734513 [patent_doc_number] => 05703509 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-30 [patent_title] => 'Frequency multiplier circuit' [patent_app_type] => 1 [patent_app_number] => 8/696622 [patent_app_country] => US [patent_app_date] => 1996-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 5443 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 196 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/703/05703509.pdf [firstpage_image] =>[orig_patent_app_number] => 696622 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3693334 [patent_doc_number] => 05696460 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-09 [patent_title] => 'Differential high speed inductive driver with a bidirectional current limiting output stage' [patent_app_type] => 1 [patent_app_number] => 8/700765 [patent_app_country] => US [patent_app_date] => 1996-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 6475 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/696/05696460.pdf [firstpage_image] =>[orig_patent_app_number] => 700765 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3854061 [patent_doc_number] => 05719518 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-17 [patent_title] => 'Variable electronic resistor having parallel phase-inverted variable semiconductor channels with common control input and current-to-voltage converters' [patent_app_type] => 1 [patent_app_number] => 8/674980 [patent_app_country] => US [patent_app_date] => 1996-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 13 [patent_no_of_words] => 4670 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 567 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/719/05719518.pdf [firstpage_image] =>[orig_patent_app_number] => 674980 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3867290 [patent_doc_number] => 05793247 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-11 [patent_title] => 'Constant current source with reduced sensitivity to supply voltage and process variation' [patent_app_type] => 1 [patent_app_number] => 8/667481 [patent_app_country] => US [patent_app_date] => 1996-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3898 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 210 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/793/05793247.pdf [firstpage_image] =>[orig_patent_app_number] => 667481 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3943003 [patent_doc_number] => 05929672 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-27 [patent_title] => 'Power on reset circuit and one chip microcomputer using same' [patent_app_type] => 1 [patent_app_number] => 8/664106 [patent_app_country] => US [patent_app_date] => 1996-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2765 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/929/05929672.pdf [firstpage_image] =>[orig_patent_app_number] => 664106 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3673617 [patent_doc_number] => 05600276 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-04 [patent_title] => 'Integrated circuit comprising a resistor of stable resistive value' [patent_app_type] => 1 [patent_app_number] => 8/661133 [patent_app_country] => US [patent_app_date] => 1996-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3039 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/600/05600276.pdf [firstpage_image] =>[orig_patent_app_number] => 661133 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3848641 [patent_doc_number] => 05708385 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-01-13 [patent_title] => 'Weighted addition circuit' [patent_app_type] => 1 [patent_app_number] => 8/657757 [patent_app_country] => US [patent_app_date] => 1996-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1260 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 240 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/708/05708385.pdf [firstpage_image] =>[orig_patent_app_number] => 657757 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3847705 [patent_doc_number] => 05744994 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-28 [patent_title] => 'Three-terminal power mosfet switch for use as synchronous rectifier or voltage clamp' [patent_app_type] => 1 [patent_app_number] => 8/648266 [patent_app_country] => US [patent_app_date] => 1996-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 49 [patent_no_of_words] => 15381 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/744/05744994.pdf [firstpage_image] =>[orig_patent_app_number] => 648266 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3627236 [patent_doc_number] => 05689206 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-11-18 [patent_title] => 'Sc-integrator with switchable polarity' [patent_app_type] => 1 [patent_app_number] => 8/639687 [patent_app_country] => US [patent_app_date] => 1996-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3281 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 332 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/689/05689206.pdf [firstpage_image] =>[orig_patent_app_number] => 639687 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3867697 [patent_doc_number] => 05796278 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-18 [patent_title] => 'Circuitry for controlling load current' [patent_app_type] => 1 [patent_app_number] => 8/637984 [patent_app_country] => US [patent_app_date] => 1996-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 5823 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 203 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/796/05796278.pdf [firstpage_image] =>[orig_patent_app_number] => 637984 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3804132 [patent_doc_number] => 05828258 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-27 [patent_title] => 'Semiconductor device and testing apparatus thereof' [patent_app_type] => 1 [patent_app_number] => 8/639326 [patent_app_country] => US [patent_app_date] => 1996-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 29 [patent_no_of_words] => 11704 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/828/05828258.pdf [firstpage_image] =>[orig_patent_app_number] => 639326 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4125607 [patent_doc_number] => 06072353 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-06 [patent_title] => 'Logic circuit with overdriven off-state switching' [patent_app_type] => 1 [patent_app_number] => 8/636559 [patent_app_country] => US [patent_app_date] => 1996-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 46 [patent_no_of_words] => 11697 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/072/06072353.pdf [firstpage_image] =>[orig_patent_app_number] => 636559 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3752478 [patent_doc_number] => 05717354 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-10 [patent_title] => 'Input protection circuit and method for semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/632591 [patent_app_country] => US [patent_app_date] => 1996-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 1671 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/717/05717354.pdf [firstpage_image] =>[orig_patent_app_number] => 632591 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3893284 [patent_doc_number] => 05714900 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-03 [patent_title] => 'Electrical overstress protection device' [patent_app_type] => 1 [patent_app_number] => 8/631098 [patent_app_country] => US [patent_app_date] => 1996-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1667 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/714/05714900.pdf [firstpage_image] =>[orig_patent_app_number] => 631098 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3712021 [patent_doc_number] => 05654663 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-08-05 [patent_title] => 'Circuit for providing a compensated bias voltage' [patent_app_type] => 1 [patent_app_number] => 8/631063 [patent_app_country] => US [patent_app_date] => 1996-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 5623 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/654/05654663.pdf [firstpage_image] =>[orig_patent_app_number] => 631063 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3837890 [patent_doc_number] => 05712587 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-01-27 [patent_title] => 'Apparatus and method for simultaneously deactivating series-connected switching devices' [patent_app_type] => 1 [patent_app_number] => 8/628909 [patent_app_country] => US [patent_app_date] => 1996-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2813 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/712/05712587.pdf [firstpage_image] =>[orig_patent_app_number] => 628909 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3885214 [patent_doc_number] => 05729165 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-17 [patent_title] => '1.5v full-swing bootstrapped CMOS large capacitive-load driver circuit suitable for low-voltage deep-submicron CMOS VLSI' [patent_app_type] => 1 [patent_app_number] => 8/627482 [patent_app_country] => US [patent_app_date] => 1996-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 2728 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/729/05729165.pdf [firstpage_image] =>[orig_patent_app_number] => 627482 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3792719 [patent_doc_number] => 05736890 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-07 [patent_title] => 'Method and apparatus for controlling transistors as rectifiers' [patent_app_type] => 1 [patent_app_number] => 8/626856 [patent_app_country] => US [patent_app_date] => 1996-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 16 [patent_no_of_words] => 4001 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/736/05736890.pdf [firstpage_image] =>[orig_patent_app_number] => 626856 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3775798 [patent_doc_number] => 05734289 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-31 [patent_title] => 'Circuit arrangement for controlling a triac' [patent_app_type] => 1 [patent_app_number] => 8/623387 [patent_app_country] => US [patent_app_date] => 1996-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 1877 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/734/05734289.pdf [firstpage_image] =>[orig_patent_app_number] => 623387 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3894395 [patent_doc_number] => 05777496 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-07 [patent_title] => 'Circuit for preventing more than one transistor from conducting' [patent_app_type] => 1 [patent_app_number] => 8/622744 [patent_app_country] => US [patent_app_date] => 1996-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3840 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 502 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/777/05777496.pdf [firstpage_image] =>[orig_patent_app_number] => 622744 [rel_patent_id] =>[rel_patent_doc_number] =>)