Jeffery Shawn Zweizig

Array ( [id] => 3867863 [patent_doc_number] => 05796289 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-18 [patent_title] => 'Pass transistor capacitive coupling control circuit' [patent_app_type] => 1 [patent_app_number] => 8/594318 [patent_app_country] => US [patent_app_date] => 1996-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2610 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/796/05796289.pdf [firstpage_image] =>[orig_patent_app_number] => 594318 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3792676 [patent_doc_number] => 05736887 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-07 [patent_title] => 'Five volt tolerant protection circuit' [patent_app_type] => 1 [patent_app_number] => 8/590382 [patent_app_country] => US [patent_app_date] => 1996-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 4847 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/736/05736887.pdf [firstpage_image] =>[orig_patent_app_number] => 590382 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3752505 [patent_doc_number] => 05717356 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-10 [patent_title] => 'Low insertion loss switch' [patent_app_type] => 1 [patent_app_number] => 8/590172 [patent_app_country] => US [patent_app_date] => 1996-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4053 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/717/05717356.pdf [firstpage_image] =>[orig_patent_app_number] => 590172 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3737564 [patent_doc_number] => 05666082 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-09 [patent_title] => 'Fault protection using parallel output CMOS devices for integrated circuit analog switches' [patent_app_type] => 1 [patent_app_number] => 8/582423 [patent_app_country] => US [patent_app_date] => 1995-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 6699 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/666/05666082.pdf [firstpage_image] =>[orig_patent_app_number] => 582423 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3627174 [patent_doc_number] => 05689202 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-11-18 [patent_title] => 'Integrated circuit for automatic determination of PCI signaling environment--either 3.3V or 5V' [patent_app_type] => 1 [patent_app_number] => 8/580402 [patent_app_country] => US [patent_app_date] => 1995-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5515 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/689/05689202.pdf [firstpage_image] =>[orig_patent_app_number] => 580402 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3729630 [patent_doc_number] => 05672994 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-30 [patent_title] => 'Antifuse circuit using standard MOSFET devices' [patent_app_type] => 1 [patent_app_number] => 8/576026 [patent_app_country] => US [patent_app_date] => 1995-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 8 [patent_no_of_words] => 2554 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/672/05672994.pdf [firstpage_image] =>[orig_patent_app_number] => 576026 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3654366 [patent_doc_number] => 05684426 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-11-04 [patent_title] => 'GTO gate driver circuits for snubbered and zero voltage soft switching converters' [patent_app_type] => 1 [patent_app_number] => 8/576250 [patent_app_country] => US [patent_app_date] => 1995-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3075 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/684/05684426.pdf [firstpage_image] =>[orig_patent_app_number] => 576250 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3742751 [patent_doc_number] => 05699003 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-16 [patent_title] => 'Delay circuit device' [patent_app_type] => 1 [patent_app_number] => 8/575032 [patent_app_country] => US [patent_app_date] => 1995-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 28 [patent_no_of_words] => 18153 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/699/05699003.pdf [firstpage_image] =>[orig_patent_app_number] => 575032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3728588 [patent_doc_number] => 05682116 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-28 [patent_title] => 'Off chip driver having slew rate control and differential voltage protection circuitry' [patent_app_type] => 1 [patent_app_number] => 8/573901 [patent_app_country] => US [patent_app_date] => 1995-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2756 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/682/05682116.pdf [firstpage_image] =>[orig_patent_app_number] => 573901 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3894511 [patent_doc_number] => 05723997 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-03 [patent_title] => 'Interface circuit of an electronic flash unit' [patent_app_type] => 1 [patent_app_number] => 8/572690 [patent_app_country] => US [patent_app_date] => 1995-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 4280 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/723/05723997.pdf [firstpage_image] =>[orig_patent_app_number] => 572690 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3625774 [patent_doc_number] => 05642065 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-24 [patent_title] => 'Zero-voltage switching circuitry, as for use in resonant inverters' [patent_app_type] => 1 [patent_app_number] => 8/572335 [patent_app_country] => US [patent_app_date] => 1995-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 29 [patent_no_of_words] => 9495 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 285 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/642/05642065.pdf [firstpage_image] =>[orig_patent_app_number] => 572335 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3708762 [patent_doc_number] => 05675274 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-07 [patent_title] => 'Semiconductor clock signal generation circuit' [patent_app_type] => 1 [patent_app_number] => 8/570970 [patent_app_country] => US [patent_app_date] => 1995-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 21 [patent_no_of_words] => 7322 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/675/05675274.pdf [firstpage_image] =>[orig_patent_app_number] => 570970 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3708732 [patent_doc_number] => 05675272 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-07 [patent_title] => 'Power level sensing for mixed voltage chip design' [patent_app_type] => 1 [patent_app_number] => 8/570063 [patent_app_country] => US [patent_app_date] => 1995-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2431 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/675/05675272.pdf [firstpage_image] =>[orig_patent_app_number] => 570063 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3711992 [patent_doc_number] => 05654661 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-08-05 [patent_title] => 'Drive circuit for SCR device' [patent_app_type] => 1 [patent_app_number] => 8/567299 [patent_app_country] => US [patent_app_date] => 1995-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4374 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/654/05654661.pdf [firstpage_image] =>[orig_patent_app_number] => 567299 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1481540 [patent_doc_number] => 06452442 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-17 [patent_title] => 'Apparatus for obtaining noise immunity in electrical circuits' [patent_app_type] => B1 [patent_app_number] => 08/567379 [patent_app_country] => US [patent_app_date] => 1995-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2630 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/452/06452442.pdf [firstpage_image] =>[orig_patent_app_number] => 08567379 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3653304 [patent_doc_number] => 05638014 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-10 [patent_title] => 'Clock pulse generator' [patent_app_type] => 1 [patent_app_number] => 8/555322 [patent_app_country] => US [patent_app_date] => 1995-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 20 [patent_no_of_words] => 9443 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/638/05638014.pdf [firstpage_image] =>[orig_patent_app_number] => 555322 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3661108 [patent_doc_number] => 05623219 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-22 [patent_title] => 'Maximal voltage three-phase PWM without third harmonic injection' [patent_app_type] => 1 [patent_app_number] => 8/551779 [patent_app_country] => US [patent_app_date] => 1995-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 3356 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 240 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/623/05623219.pdf [firstpage_image] =>[orig_patent_app_number] => 551779 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3549722 [patent_doc_number] => 05554951 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-10 [patent_title] => 'Signal conditioning apparatus and method exhibiting accurate input impedance and gain characteristics over common mode range and operational environments' [patent_app_type] => 1 [patent_app_number] => 8/553157 [patent_app_country] => US [patent_app_date] => 1995-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 16 [patent_no_of_words] => 5382 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/554/05554951.pdf [firstpage_image] =>[orig_patent_app_number] => 553157 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3746942 [patent_doc_number] => 05754065 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-19 [patent_title] => 'Driving scheme for a bridge transistor' [patent_app_type] => 1 [patent_app_number] => 8/553228 [patent_app_country] => US [patent_app_date] => 1995-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 3827 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/754/05754065.pdf [firstpage_image] =>[orig_patent_app_number] => 553228 [rel_patent_id] =>[rel_patent_doc_number] =>)