Jeffery Shawn Zweizig

Array ( [id] => 3492951 [patent_doc_number] => 05475339 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-12 [patent_title] => 'Op amp with rail to rail output swing and employing an improved current mirror circuit' [patent_app_type] => 1 [patent_app_number] => 8/239032 [patent_app_country] => US [patent_app_date] => 1994-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3509 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 945 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/475/05475339.pdf [firstpage_image] =>[orig_patent_app_number] => 239032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3595677 [patent_doc_number] => 05585760 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-17 [patent_title] => 'Regulated power supply wherein a battery source is supplemented by auxiliary power provided by data signals' [patent_app_type] => 1 [patent_app_number] => 8/231708 [patent_app_country] => US [patent_app_date] => 1994-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 631 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/585/05585760.pdf [firstpage_image] =>[orig_patent_app_number] => 231708 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3117209 [patent_doc_number] => 05465059 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-07 [patent_title] => 'Method and apparatus for timing acquisition of partial response class IV signaling' [patent_app_type] => 1 [patent_app_number] => 8/228758 [patent_app_country] => US [patent_app_date] => 1994-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2890 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/465/05465059.pdf [firstpage_image] =>[orig_patent_app_number] => 228758 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3594107 [patent_doc_number] => 05517146 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-14 [patent_title] => 'Write precompensation circuit for compensating nonlinear magnetic effects in a recording channel' [patent_app_type] => 1 [patent_app_number] => 8/229354 [patent_app_country] => US [patent_app_date] => 1994-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 4096 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 25 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/517/05517146.pdf [firstpage_image] =>[orig_patent_app_number] => 229354 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3729549 [patent_doc_number] => 05672988 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-30 [patent_title] => 'High-speed switching regulator drive circuit' [patent_app_type] => 1 [patent_app_number] => 8/228478 [patent_app_country] => US [patent_app_date] => 1994-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 8217 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/672/05672988.pdf [firstpage_image] =>[orig_patent_app_number] => 228478 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3539427 [patent_doc_number] => 05557227 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-17 [patent_title] => 'Economical generation of exponential and pseudo-exponential decay functions in digital hardware' [patent_app_type] => 1 [patent_app_number] => 8/224442 [patent_app_country] => US [patent_app_date] => 1994-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 3913 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/557/05557227.pdf [firstpage_image] =>[orig_patent_app_number] => 224442 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3423669 [patent_doc_number] => 05434523 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-18 [patent_title] => 'Circuit and method for adjusting a pulse width of a signal' [patent_app_type] => 1 [patent_app_number] => 8/223186 [patent_app_country] => US [patent_app_date] => 1994-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3850 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/434/05434523.pdf [firstpage_image] =>[orig_patent_app_number] => 223186 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3492880 [patent_doc_number] => 05475334 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-12 [patent_title] => 'Output driver circuit with free-switchable output' [patent_app_type] => 1 [patent_app_number] => 8/218497 [patent_app_country] => US [patent_app_date] => 1994-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1359 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/475/05475334.pdf [firstpage_image] =>[orig_patent_app_number] => 218497 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3433317 [patent_doc_number] => 05455530 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-03 [patent_title] => 'Duty cycle control circuit and associated method' [patent_app_type] => 1 [patent_app_number] => 8/208946 [patent_app_country] => US [patent_app_date] => 1994-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 18 [patent_no_of_words] => 6186 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 262 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/455/05455530.pdf [firstpage_image] =>[orig_patent_app_number] => 208946 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3418229 [patent_doc_number] => 05444404 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-22 [patent_title] => 'Scan flip-flop with power saving feature' [patent_app_type] => 1 [patent_app_number] => 8/205921 [patent_app_country] => US [patent_app_date] => 1994-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2898 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/444/05444404.pdf [firstpage_image] =>[orig_patent_app_number] => 205921 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3494944 [patent_doc_number] => 05471165 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-28 [patent_title] => 'Signal processing circuit and a method of delaying a binary periodic input signal' [patent_app_type] => 1 [patent_app_number] => 8/201851 [patent_app_country] => US [patent_app_date] => 1994-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 7544 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 273 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/471/05471165.pdf [firstpage_image] =>[orig_patent_app_number] => 201851 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3467429 [patent_doc_number] => 05469102 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-21 [patent_title] => 'Capacitive coupled summing circuit with signed output' [patent_app_type] => 1 [patent_app_number] => 8/196837 [patent_app_country] => US [patent_app_date] => 1994-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 890 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 242 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/469/05469102.pdf [firstpage_image] =>[orig_patent_app_number] => 196837 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3484208 [patent_doc_number] => 05399911 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-21 [patent_title] => 'Pulse detection circuit' [patent_app_type] => 1 [patent_app_number] => 8/194954 [patent_app_country] => US [patent_app_date] => 1994-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2238 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/399/05399911.pdf [firstpage_image] =>[orig_patent_app_number] => 194954 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3485817 [patent_doc_number] => 05457419 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-10 [patent_title] => 'MOSFET with temperature protection' [patent_app_type] => 1 [patent_app_number] => 8/192820 [patent_app_country] => US [patent_app_date] => 1994-02-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2561 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/457/05457419.pdf [firstpage_image] =>[orig_patent_app_number] => 192820 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3485788 [patent_doc_number] => 05457417 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-10 [patent_title] => 'Scaler circuit' [patent_app_type] => 1 [patent_app_number] => 8/191495 [patent_app_country] => US [patent_app_date] => 1994-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1521 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 665 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/457/05457417.pdf [firstpage_image] =>[orig_patent_app_number] => 191495 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3502582 [patent_doc_number] => 05532632 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-02 [patent_title] => 'Method and circuit for synchronizing an input data stream with a sample clock' [patent_app_type] => 1 [patent_app_number] => 8/189826 [patent_app_country] => US [patent_app_date] => 1994-02-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2877 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/532/05532632.pdf [firstpage_image] =>[orig_patent_app_number] => 189826 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3448269 [patent_doc_number] => 05467043 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-14 [patent_title] => 'Signal level converting circuit for liquid crystal display device receiving analog color signal' [patent_app_type] => 1 [patent_app_number] => 8/189743 [patent_app_country] => US [patent_app_date] => 1994-02-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2607 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 274 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/467/05467043.pdf [firstpage_image] =>[orig_patent_app_number] => 189743 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3454553 [patent_doc_number] => 05424673 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-13 [patent_title] => 'LCD display precharge regulator circuit' [patent_app_type] => 1 [patent_app_number] => 8/188527 [patent_app_country] => US [patent_app_date] => 1994-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2844 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 304 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/424/05424673.pdf [firstpage_image] =>[orig_patent_app_number] => 188527 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3433301 [patent_doc_number] => 05455529 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-03 [patent_title] => 'Circuit assembly for power semiconductors' [patent_app_type] => 1 [patent_app_number] => 8/160961 [patent_app_country] => US [patent_app_date] => 1993-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2040 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/455/05455529.pdf [firstpage_image] =>[orig_patent_app_number] => 160961 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3112743 [patent_doc_number] => 05408137 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-18 [patent_title] => 'Output driver circuit with high breakdown voltage' [patent_app_type] => 1 [patent_app_number] => 8/159213 [patent_app_country] => US [patent_app_date] => 1993-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4713 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/408/05408137.pdf [firstpage_image] =>[orig_patent_app_number] => 159213 [rel_patent_id] =>[rel_patent_doc_number] =>)