Jeffery Shawn Zweizig

Array ( [id] => 3617985 [patent_doc_number] => 05565806 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-15 [patent_title] => 'Input/output interface circuit for digital and/or analog signals' [patent_app_type] => 1 [patent_app_number] => 8/262590 [patent_app_country] => US [patent_app_date] => 1994-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2115 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/565/05565806.pdf [firstpage_image] =>[orig_patent_app_number] => 262590 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3572294 [patent_doc_number] => 05485117 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-16 [patent_title] => 'Power circuit and semiconductor device including the same' [patent_app_type] => 1 [patent_app_number] => 8/262373 [patent_app_country] => US [patent_app_date] => 1994-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 3384 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 288 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/485/05485117.pdf [firstpage_image] =>[orig_patent_app_number] => 262373 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3122530 [patent_doc_number] => 05450030 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-12 [patent_title] => 'Circuit for adjusting a circuit parameter of a circuit' [patent_app_type] => 1 [patent_app_number] => 8/258103 [patent_app_country] => US [patent_app_date] => 1994-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4735 [patent_no_of_claims] => 48 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 370 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/450/05450030.pdf [firstpage_image] =>[orig_patent_app_number] => 258103 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3423761 [patent_doc_number] => 05434530 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-18 [patent_title] => 'Superconducting semiconducting cross-bar circuit' [patent_app_type] => 1 [patent_app_number] => 8/255836 [patent_app_country] => US [patent_app_date] => 1994-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 5764 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/434/05434530.pdf [firstpage_image] =>[orig_patent_app_number] => 255836 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3467307 [patent_doc_number] => 05469094 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-21 [patent_title] => 'Power transistor driver stage with optimally reduced turn-off delay' [patent_app_type] => 1 [patent_app_number] => 8/251699 [patent_app_country] => US [patent_app_date] => 1994-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2514 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/469/05469094.pdf [firstpage_image] =>[orig_patent_app_number] => 251699 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3454390 [patent_doc_number] => 05424662 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-13 [patent_title] => 'Differential current mode driver circuit with low common-mode noise' [patent_app_type] => 1 [patent_app_number] => 8/250968 [patent_app_country] => US [patent_app_date] => 1994-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3414 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/424/05424662.pdf [firstpage_image] =>[orig_patent_app_number] => 250968 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3526766 [patent_doc_number] => 05489869 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-06 [patent_title] => 'Antenna control unit attenuator and Bi-phase modulator' [patent_app_type] => 1 [patent_app_number] => 8/245187 [patent_app_country] => US [patent_app_date] => 1994-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2235 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/489/05489869.pdf [firstpage_image] =>[orig_patent_app_number] => 245187 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3130337 [patent_doc_number] => 05436585 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-25 [patent_title] => 'BiNMOS driver circuit with integrated voltage supply conversion' [patent_app_type] => 1 [patent_app_number] => 8/242790 [patent_app_country] => US [patent_app_date] => 1994-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2566 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 369 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/436/05436585.pdf [firstpage_image] =>[orig_patent_app_number] => 242790 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3535852 [patent_doc_number] => 05583464 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-10 [patent_title] => 'Resistor circuit for integrated circuit chip using insulated field effect transistors' [patent_app_type] => 1 [patent_app_number] => 8/242504 [patent_app_country] => US [patent_app_date] => 1994-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5653 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 233 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/583/05583464.pdf [firstpage_image] =>[orig_patent_app_number] => 242504 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3572176 [patent_doc_number] => 05485109 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-16 [patent_title] => 'Error signal generation circuit for low dropout regulators' [patent_app_type] => 1 [patent_app_number] => 8/241505 [patent_app_country] => US [patent_app_date] => 1994-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4043 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/485/05485109.pdf [firstpage_image] =>[orig_patent_app_number] => 241505 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3941120 [patent_doc_number] => 05939907 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-17 [patent_title] => 'Low power, high speed driving circuit for driving switching elements' [patent_app_type] => 1 [patent_app_number] => 8/241875 [patent_app_country] => US [patent_app_date] => 1994-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 5464 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/939/05939907.pdf [firstpage_image] =>[orig_patent_app_number] => 241875 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3421357 [patent_doc_number] => 05453710 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-26 [patent_title] => 'Quasi-passive switched-capacitor (SC) delay line' [patent_app_type] => 1 [patent_app_number] => 8/240379 [patent_app_country] => US [patent_app_date] => 1994-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2524 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/453/05453710.pdf [firstpage_image] =>[orig_patent_app_number] => 240379 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3492951 [patent_doc_number] => 05475339 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-12 [patent_title] => 'Op amp with rail to rail output swing and employing an improved current mirror circuit' [patent_app_type] => 1 [patent_app_number] => 8/239032 [patent_app_country] => US [patent_app_date] => 1994-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3509 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 945 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/475/05475339.pdf [firstpage_image] =>[orig_patent_app_number] => 239032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3595677 [patent_doc_number] => 05585760 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-17 [patent_title] => 'Regulated power supply wherein a battery source is supplemented by auxiliary power provided by data signals' [patent_app_type] => 1 [patent_app_number] => 8/231708 [patent_app_country] => US [patent_app_date] => 1994-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 631 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/585/05585760.pdf [firstpage_image] =>[orig_patent_app_number] => 231708 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3117209 [patent_doc_number] => 05465059 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-07 [patent_title] => 'Method and apparatus for timing acquisition of partial response class IV signaling' [patent_app_type] => 1 [patent_app_number] => 8/228758 [patent_app_country] => US [patent_app_date] => 1994-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2890 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/465/05465059.pdf [firstpage_image] =>[orig_patent_app_number] => 228758 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3594107 [patent_doc_number] => 05517146 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-14 [patent_title] => 'Write precompensation circuit for compensating nonlinear magnetic effects in a recording channel' [patent_app_type] => 1 [patent_app_number] => 8/229354 [patent_app_country] => US [patent_app_date] => 1994-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 4096 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 25 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/517/05517146.pdf [firstpage_image] =>[orig_patent_app_number] => 229354 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3729549 [patent_doc_number] => 05672988 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-30 [patent_title] => 'High-speed switching regulator drive circuit' [patent_app_type] => 1 [patent_app_number] => 8/228478 [patent_app_country] => US [patent_app_date] => 1994-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 8217 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/672/05672988.pdf [firstpage_image] =>[orig_patent_app_number] => 228478 [rel_patent_id] =>[rel_patent_doc_number] =>)