
Jeffery Shawn Zweizig
Examiner (ID: 12123, Phone: (571)272-1758 , Office: P/2842 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2849, 2816, 2842, 2504 |
| Total Applications | 2645 |
| Issued Applications | 2451 |
| Pending Applications | 87 |
| Abandoned Applications | 136 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4635214
[patent_doc_number] => 08013670
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-09-06
[patent_title] => 'Method, apparatus, and system for obtaining tuning capacitance for Gm-C filter'
[patent_app_type] => utility
[patent_app_number] => 12/882734
[patent_app_country] => US
[patent_app_date] => 2010-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 19
[patent_no_of_words] => 6814
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/013/08013670.pdf
[firstpage_image] =>[orig_patent_app_number] => 12882734
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/882734 | Method, apparatus, and system for obtaining tuning capacitance for Gm-C filter | Sep 14, 2010 | Issued |
Array
(
[id] => 8470662
[patent_doc_number] => 08299845
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-30
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/880730
[patent_app_country] => US
[patent_app_date] => 2010-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10625
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12880730
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/880730 | Semiconductor device | Sep 12, 2010 | Issued |
Array
(
[id] => 8153549
[patent_doc_number] => 08169255
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-05-01
[patent_title] => 'Offset cancellation current mirror and operating method thereof'
[patent_app_type] => utility
[patent_app_number] => 12/873291
[patent_app_country] => US
[patent_app_date] => 2010-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2847
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 413
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/169/08169255.pdf
[firstpage_image] =>[orig_patent_app_number] => 12873291
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/873291 | Offset cancellation current mirror and operating method thereof | Aug 30, 2010 | Issued |
Array
(
[id] => 8258281
[patent_doc_number] => 08207780
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-06-26
[patent_title] => 'Electronic control module for a JFET transistor'
[patent_app_type] => utility
[patent_app_number] => 12/871661
[patent_app_country] => US
[patent_app_date] => 2010-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 5080
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12871661
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/871661 | Electronic control module for a JFET transistor | Aug 29, 2010 | Issued |
Array
(
[id] => 8376063
[patent_doc_number] => 08258857
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-09-04
[patent_title] => 'Charge pump circuits and methods'
[patent_app_type] => utility
[patent_app_number] => 12/868587
[patent_app_country] => US
[patent_app_date] => 2010-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7101
[patent_no_of_claims] => 55
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 324
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12868587
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/868587 | Charge pump circuits and methods | Aug 24, 2010 | Issued |
Array
(
[id] => 7788385
[patent_doc_number] => 20120049941
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-01
[patent_title] => 'APPARATUS AND METHOD CONFIGURED TO PROVIDE ELECTRICAL BIAS'
[patent_app_type] => utility
[patent_app_number] => 12/862171
[patent_app_country] => US
[patent_app_date] => 2010-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7368
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0049/20120049941.pdf
[firstpage_image] =>[orig_patent_app_number] => 12862171
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/862171 | Apparatus and method configured to provide electrical bias | Aug 23, 2010 | Issued |
Array
(
[id] => 8376036
[patent_doc_number] => 08258832
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-09-04
[patent_title] => 'Loop filter and phase locked loop including the same'
[patent_app_type] => utility
[patent_app_number] => 12/860498
[patent_app_country] => US
[patent_app_date] => 2010-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 5267
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12860498
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/860498 | Loop filter and phase locked loop including the same | Aug 19, 2010 | Issued |
Array
(
[id] => 8258282
[patent_doc_number] => 08207783
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-06-26
[patent_title] => 'Circuit and method for characterizing the performance of a sense amplifier'
[patent_app_type] => utility
[patent_app_number] => 12/856824
[patent_app_country] => US
[patent_app_date] => 2010-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 4061
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12856824
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/856824 | Circuit and method for characterizing the performance of a sense amplifier | Aug 15, 2010 | Issued |
Array
(
[id] => 6378926
[patent_doc_number] => 20100301924
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-02
[patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT AND OPERATION METHOD FOR THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/851175
[patent_app_country] => US
[patent_app_date] => 2010-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 14131
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0301/20100301924.pdf
[firstpage_image] =>[orig_patent_app_number] => 12851175
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/851175 | Semiconductor integrated circuit and operation method for the same | Aug 4, 2010 | Issued |
Array
(
[id] => 6562539
[patent_doc_number] => 20100289557
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-11-18
[patent_title] => 'INTERNAL VOLTAGE GENERATION CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 12/847451
[patent_app_country] => US
[patent_app_date] => 2010-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7023
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0289/20100289557.pdf
[firstpage_image] =>[orig_patent_app_number] => 12847451
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/847451 | Internal voltage generation circuit | Jul 29, 2010 | Issued |
Array
(
[id] => 8007361
[patent_doc_number] => 08085086
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-12-27
[patent_title] => 'Non-volatile memory device and charge pump circuit for the same'
[patent_app_type] => utility
[patent_app_number] => 12/839663
[patent_app_country] => US
[patent_app_date] => 2010-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 8783
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/085/08085086.pdf
[firstpage_image] =>[orig_patent_app_number] => 12839663
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/839663 | Non-volatile memory device and charge pump circuit for the same | Jul 19, 2010 | Issued |
Array
(
[id] => 8153552
[patent_doc_number] => 08169254
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-05-01
[patent_title] => 'Semiconductor apparatus and method for controlling the same'
[patent_app_type] => utility
[patent_app_number] => 12/839303
[patent_app_country] => US
[patent_app_date] => 2010-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3621
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/169/08169254.pdf
[firstpage_image] =>[orig_patent_app_number] => 12839303
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/839303 | Semiconductor apparatus and method for controlling the same | Jul 18, 2010 | Issued |
Array
(
[id] => 4504530
[patent_doc_number] => 07920018
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-04-05
[patent_title] => 'Booster circuit'
[patent_app_type] => utility
[patent_app_number] => 12/836122
[patent_app_country] => US
[patent_app_date] => 2010-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 26
[patent_no_of_words] => 7038
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/920/07920018.pdf
[firstpage_image] =>[orig_patent_app_number] => 12836122
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/836122 | Booster circuit | Jul 13, 2010 | Issued |
Array
(
[id] => 8007359
[patent_doc_number] => 08085085
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-12-27
[patent_title] => 'Substrate bias feedback scheme to reduce chip leakage power'
[patent_app_type] => utility
[patent_app_number] => 12/825330
[patent_app_country] => US
[patent_app_date] => 2010-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3586
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/085/08085085.pdf
[firstpage_image] =>[orig_patent_app_number] => 12825330
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/825330 | Substrate bias feedback scheme to reduce chip leakage power | Jun 27, 2010 | Issued |
Array
(
[id] => 8295164
[patent_doc_number] => 08222955
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-17
[patent_title] => 'Compensated bandgap'
[patent_app_type] => utility
[patent_app_number] => 12/818887
[patent_app_country] => US
[patent_app_date] => 2010-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 3684
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12818887
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/818887 | Compensated bandgap | Jun 17, 2010 | Issued |
Array
(
[id] => 8451120
[patent_doc_number] => 20120262066
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-18
[patent_title] => 'Retrofit LED-Lamp'
[patent_app_type] => utility
[patent_app_number] => 13/511568
[patent_app_country] => US
[patent_app_date] => 2010-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3579
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13511568
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/511568 | Retrofit LED-lamp | Jun 15, 2010 | Issued |
Array
(
[id] => 6281030
[patent_doc_number] => 20100257383
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-10-07
[patent_title] => 'CPU CORE VOLTAGE SUPPLY CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 12/815719
[patent_app_country] => US
[patent_app_date] => 2010-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3191
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0257/20100257383.pdf
[firstpage_image] =>[orig_patent_app_number] => 12815719
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/815719 | CPU core voltage supply circuit | Jun 14, 2010 | Issued |
Array
(
[id] => 6324587
[patent_doc_number] => 20100244942
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-30
[patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 12/813360
[patent_app_country] => US
[patent_app_date] => 2010-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 12426
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0244/20100244942.pdf
[firstpage_image] =>[orig_patent_app_number] => 12813360
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/813360 | Semiconductor integrated circuit | Jun 9, 2010 | Issued |
Array
(
[id] => 8876655
[patent_doc_number] => 08471623
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-25
[patent_title] => 'Integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 13/255727
[patent_app_country] => US
[patent_app_date] => 2010-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 6562
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 267
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13255727
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/255727 | Integrated circuit | May 5, 2010 | Issued |
Array
(
[id] => 8436195
[patent_doc_number] => 08283969
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-09
[patent_title] => 'Semiconductor apparatus'
[patent_app_type] => utility
[patent_app_number] => 12/774370
[patent_app_country] => US
[patent_app_date] => 2010-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 8173
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12774370
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/774370 | Semiconductor apparatus | May 4, 2010 | Issued |