
Jeffery Shawn Zweizig
Examiner (ID: 12123, Phone: (571)272-1758 , Office: P/2842 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2849, 2816, 2842, 2504 |
| Total Applications | 2645 |
| Issued Applications | 2451 |
| Pending Applications | 87 |
| Abandoned Applications | 136 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 696723
[patent_doc_number] => 07071771
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-07-04
[patent_title] => 'Current difference divider circuit'
[patent_app_type] => utility
[patent_app_number] => 10/954271
[patent_app_country] => US
[patent_app_date] => 2004-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 19
[patent_no_of_words] => 9090
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/071/07071771.pdf
[firstpage_image] =>[orig_patent_app_number] => 10954271
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/954271 | Current difference divider circuit | Sep 30, 2004 | Issued |
Array
(
[id] => 5791641
[patent_doc_number] => 20060012420
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-19
[patent_title] => 'BIASING CIRCUIT AND VOLTAGE CONTROL OSCILLATOR THEREOF'
[patent_app_type] => utility
[patent_app_number] => 10/711668
[patent_app_country] => US
[patent_app_date] => 2004-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 3650
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0012/20060012420.pdf
[firstpage_image] =>[orig_patent_app_number] => 10711668
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/711668 | BIASING CIRCUIT AND VOLTAGE CONTROL OSCILLATOR THEREOF | Sep 29, 2004 | Abandoned |
Array
(
[id] => 5635388
[patent_doc_number] => 20060066361
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-30
[patent_title] => 'Apparatus and method for voltage conversion'
[patent_app_type] => utility
[patent_app_number] => 10/957319
[patent_app_country] => US
[patent_app_date] => 2004-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3998
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0066/20060066361.pdf
[firstpage_image] =>[orig_patent_app_number] => 10957319
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/957319 | Apparatus and method for voltage conversion | Sep 29, 2004 | Issued |
Array
(
[id] => 7081091
[patent_doc_number] => 20050046471
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-03
[patent_title] => 'Biasing scheme for low supply headroom applications'
[patent_app_type] => utility
[patent_app_number] => 10/952928
[patent_app_country] => US
[patent_app_date] => 2004-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 2453
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0046/20050046471.pdf
[firstpage_image] =>[orig_patent_app_number] => 10952928
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/952928 | Biasing scheme for low supply headroom applications | Sep 29, 2004 | Issued |
Array
(
[id] => 5635397
[patent_doc_number] => 20060066370
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-30
[patent_title] => 'CIRCUIT POWER REDUCTION USING MICRO-ELECTROMECHANICAL SWITCHES'
[patent_app_type] => utility
[patent_app_number] => 10/711693
[patent_app_country] => US
[patent_app_date] => 2004-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2435
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0066/20060066370.pdf
[firstpage_image] =>[orig_patent_app_number] => 10711693
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/711693 | Circuit power reduction using micro-electromechanical switches | Sep 29, 2004 | Issued |
Array
(
[id] => 692437
[patent_doc_number] => 07075360
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-07-11
[patent_title] => 'Super-PTAT current source'
[patent_app_type] => utility
[patent_app_number] => 10/954698
[patent_app_country] => US
[patent_app_date] => 2004-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 44
[patent_no_of_words] => 16287
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/075/07075360.pdf
[firstpage_image] =>[orig_patent_app_number] => 10954698
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/954698 | Super-PTAT current source | Sep 28, 2004 | Issued |
Array
(
[id] => 696662
[patent_doc_number] => 07071740
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-07-04
[patent_title] => 'Current limiting circuit for high-speed low-side driver outputs'
[patent_app_type] => utility
[patent_app_number] => 10/951969
[patent_app_country] => US
[patent_app_date] => 2004-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3444
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/071/07071740.pdf
[firstpage_image] =>[orig_patent_app_number] => 10951969
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/951969 | Current limiting circuit for high-speed low-side driver outputs | Sep 27, 2004 | Issued |
Array
(
[id] => 683287
[patent_doc_number] => 07081787
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-07-25
[patent_title] => 'Analog circuit for calculating square and reciprocal of a current'
[patent_app_type] => utility
[patent_app_number] => 10/949172
[patent_app_country] => US
[patent_app_date] => 2004-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2323
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 348
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/081/07081787.pdf
[firstpage_image] =>[orig_patent_app_number] => 10949172
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/949172 | Analog circuit for calculating square and reciprocal of a current | Sep 23, 2004 | Issued |
Array
(
[id] => 5724694
[patent_doc_number] => 20060055454
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-16
[patent_title] => 'Dynamic transconductance boosting technique for current mirrors'
[patent_app_type] => utility
[patent_app_number] => 10/948007
[patent_app_country] => US
[patent_app_date] => 2004-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2481
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0055/20060055454.pdf
[firstpage_image] =>[orig_patent_app_number] => 10948007
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/948007 | Dynamic transconductance boosting technique for current mirrors | Sep 22, 2004 | Issued |
Array
(
[id] => 949201
[patent_doc_number] => 06963237
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-11-08
[patent_title] => 'Output circuit device for clock signal distribution in high-speed signal transmission'
[patent_app_type] => utility
[patent_app_number] => 10/945965
[patent_app_country] => US
[patent_app_date] => 2004-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 21
[patent_no_of_words] => 8950
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/963/06963237.pdf
[firstpage_image] =>[orig_patent_app_number] => 10945965
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/945965 | Output circuit device for clock signal distribution in high-speed signal transmission | Sep 21, 2004 | Issued |
Array
(
[id] => 624142
[patent_doc_number] => 07138853
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-11-21
[patent_title] => 'Power boosting system and method'
[patent_app_type] => utility
[patent_app_number] => 10/947504
[patent_app_country] => US
[patent_app_date] => 2004-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 6850
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 27
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/138/07138853.pdf
[firstpage_image] =>[orig_patent_app_number] => 10947504
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/947504 | Power boosting system and method | Sep 21, 2004 | Issued |
Array
(
[id] => 5824230
[patent_doc_number] => 20060061412
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-23
[patent_title] => 'High precision, curvature compensated bandgap reference circuit with programmable gain'
[patent_app_type] => utility
[patent_app_number] => 10/945750
[patent_app_country] => US
[patent_app_date] => 2004-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2589
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0061/20060061412.pdf
[firstpage_image] =>[orig_patent_app_number] => 10945750
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/945750 | High precision, curvature compensated bandgap reference circuit with programmable gain | Sep 19, 2004 | Abandoned |
Array
(
[id] => 5020082
[patent_doc_number] => 20070146048
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-28
[patent_title] => 'Integrated circuit with automatic start-up function'
[patent_app_type] => utility
[patent_app_number] => 10/568866
[patent_app_country] => US
[patent_app_date] => 2004-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4036
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0146/20070146048.pdf
[firstpage_image] =>[orig_patent_app_number] => 10568866
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/568866 | Integrated circuit with automatic start-up function | Sep 14, 2004 | Issued |
Array
(
[id] => 565943
[patent_doc_number] => 07471129
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-12-30
[patent_title] => 'Device for utilization with the synchronization of clock signals, and clock signal synchronizing method'
[patent_app_type] => utility
[patent_app_number] => 10/574117
[patent_app_country] => US
[patent_app_date] => 2004-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 7570
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/471/07471129.pdf
[firstpage_image] =>[orig_patent_app_number] => 10574117
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/574117 | Device for utilization with the synchronization of clock signals, and clock signal synchronizing method | Sep 9, 2004 | Issued |
Array
(
[id] => 7606995
[patent_doc_number] => 07098721
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-08-29
[patent_title] => 'Low voltage programmable eFuse with differential sensing scheme'
[patent_app_type] => utility
[patent_app_number] => 10/711205
[patent_app_country] => US
[patent_app_date] => 2004-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 3224
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/098/07098721.pdf
[firstpage_image] =>[orig_patent_app_number] => 10711205
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/711205 | Low voltage programmable eFuse with differential sensing scheme | Aug 31, 2004 | Issued |
Array
(
[id] => 1000025
[patent_doc_number] => 06911862
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-06-28
[patent_title] => 'Ultra-low current band-gap reference'
[patent_app_type] => utility
[patent_app_number] => 10/924186
[patent_app_country] => US
[patent_app_date] => 2004-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 3743
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/911/06911862.pdf
[firstpage_image] =>[orig_patent_app_number] => 10924186
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/924186 | Ultra-low current band-gap reference | Aug 22, 2004 | Issued |
Array
(
[id] => 7193079
[patent_doc_number] => 20050040879
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-24
[patent_title] => 'Semiconductor integrated circuit device'
[patent_app_type] => utility
[patent_app_number] => 10/921998
[patent_app_country] => US
[patent_app_date] => 2004-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6215
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0040/20050040879.pdf
[firstpage_image] =>[orig_patent_app_number] => 10921998
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/921998 | Semiconductor integrated circuit device capable of restraining variations in the power supply potential | Aug 19, 2004 | Issued |
Array
(
[id] => 643189
[patent_doc_number] => 07123076
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-10-17
[patent_title] => 'Semiconductor integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 10/921290
[patent_app_country] => US
[patent_app_date] => 2004-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 5812
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/123/07123076.pdf
[firstpage_image] =>[orig_patent_app_number] => 10921290
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/921290 | Semiconductor integrated circuit | Aug 18, 2004 | Issued |
Array
(
[id] => 458362
[patent_doc_number] => 07245173
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-07-17
[patent_title] => 'Method to reduce integrated circuit power consumption by using differential signaling within the device'
[patent_app_type] => utility
[patent_app_number] => 10/919137
[patent_app_country] => US
[patent_app_date] => 2004-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 2378
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/245/07245173.pdf
[firstpage_image] =>[orig_patent_app_number] => 10919137
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/919137 | Method to reduce integrated circuit power consumption by using differential signaling within the device | Aug 15, 2004 | Issued |
Array
(
[id] => 454303
[patent_doc_number] => 07248093
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-07-24
[patent_title] => 'Bipolar bootstrap top switch gate drive for half-bridge semiconductor power topologies'
[patent_app_type] => utility
[patent_app_number] => 10/710958
[patent_app_country] => US
[patent_app_date] => 2004-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3249
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/248/07248093.pdf
[firstpage_image] =>[orig_patent_app_number] => 10710958
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/710958 | Bipolar bootstrap top switch gate drive for half-bridge semiconductor power topologies | Aug 13, 2004 | Issued |