
Jeffery Shawn Zweizig
Examiner (ID: 12123, Phone: (571)272-1758 , Office: P/2842 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2849, 2816, 2842, 2504 |
| Total Applications | 2645 |
| Issued Applications | 2451 |
| Pending Applications | 87 |
| Abandoned Applications | 136 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7239360
[patent_doc_number] => 20050140429
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-06-30
[patent_title] => 'LOAD SENSING VOLTAGE REGULATOR FOR PLL/DLL ARCHITECTURES'
[patent_app_type] => utility
[patent_app_number] => 10/749275
[patent_app_country] => US
[patent_app_date] => 2003-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3573
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0140/20050140429.pdf
[firstpage_image] =>[orig_patent_app_number] => 10749275
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/749275 | Load sensing voltage regulator for PLL/DLL architectures | Dec 28, 2003 | Issued |
Array
(
[id] => 635011
[patent_doc_number] => 07129771
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-10-31
[patent_title] => 'Servo loop for well bias voltage source'
[patent_app_type] => utility
[patent_app_number] => 10/747015
[patent_app_country] => US
[patent_app_date] => 2003-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2718
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/129/07129771.pdf
[firstpage_image] =>[orig_patent_app_number] => 10747015
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/747015 | Servo loop for well bias voltage source | Dec 22, 2003 | Issued |
Array
(
[id] => 585313
[patent_doc_number] => 07453302
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-11-18
[patent_title] => 'Temperature compensated delay signals'
[patent_app_type] => utility
[patent_app_number] => 10/744807
[patent_app_country] => US
[patent_app_date] => 2003-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 5167
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/453/07453302.pdf
[firstpage_image] =>[orig_patent_app_number] => 10744807
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/744807 | Temperature compensated delay signals | Dec 22, 2003 | Issued |
Array
(
[id] => 743577
[patent_doc_number] => 07030661
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-04-18
[patent_title] => 'Power supply system and method that provides a low-cost approach to voltage scaling'
[patent_app_type] => utility
[patent_app_number] => 10/730658
[patent_app_country] => US
[patent_app_date] => 2003-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 8135
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/030/07030661.pdf
[firstpage_image] =>[orig_patent_app_number] => 10730658
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/730658 | Power supply system and method that provides a low-cost approach to voltage scaling | Dec 7, 2003 | Issued |
Array
(
[id] => 1009926
[patent_doc_number] => 06900690
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-05-31
[patent_title] => 'Low-power high-performance integrated circuit and related methods'
[patent_app_type] => utility
[patent_app_number] => 10/729726
[patent_app_country] => US
[patent_app_date] => 2003-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 8022
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/900/06900690.pdf
[firstpage_image] =>[orig_patent_app_number] => 10729726
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/729726 | Low-power high-performance integrated circuit and related methods | Dec 4, 2003 | Issued |
Array
(
[id] => 664497
[patent_doc_number] => 07102413
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-09-05
[patent_title] => 'Semiconductor integrated circuit device'
[patent_app_type] => utility
[patent_app_number] => 10/726302
[patent_app_country] => US
[patent_app_date] => 2003-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5356
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/102/07102413.pdf
[firstpage_image] =>[orig_patent_app_number] => 10726302
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/726302 | Semiconductor integrated circuit device | Nov 30, 2003 | Issued |
Array
(
[id] => 677470
[patent_doc_number] => 07088149
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-08-08
[patent_title] => 'Enhancing SNR and throughput performance of integrated circuits'
[patent_app_type] => utility
[patent_app_number] => 10/724517
[patent_app_country] => US
[patent_app_date] => 2003-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 33
[patent_no_of_words] => 15498
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/088/07088149.pdf
[firstpage_image] =>[orig_patent_app_number] => 10724517
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/724517 | Enhancing SNR and throughput performance of integrated circuits | Nov 28, 2003 | Issued |
Array
(
[id] => 991231
[patent_doc_number] => 06919758
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-07-19
[patent_title] => 'Controller for FET pass device'
[patent_app_type] => utility
[patent_app_number] => 10/721624
[patent_app_country] => US
[patent_app_date] => 2003-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 6323
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/919/06919758.pdf
[firstpage_image] =>[orig_patent_app_number] => 10721624
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/721624 | Controller for FET pass device | Nov 24, 2003 | Issued |
Array
(
[id] => 976382
[patent_doc_number] => 06933764
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-08-23
[patent_title] => 'Integrated circuit comprising a voltage generator and a circuit limiting the voltage supplied by the voltage generator'
[patent_app_type] => utility
[patent_app_number] => 10/721058
[patent_app_country] => US
[patent_app_date] => 2003-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 4471
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/933/06933764.pdf
[firstpage_image] =>[orig_patent_app_number] => 10721058
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/721058 | Integrated circuit comprising a voltage generator and a circuit limiting the voltage supplied by the voltage generator | Nov 23, 2003 | Issued |
Array
(
[id] => 1035462
[patent_doc_number] => 06876238
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-04-05
[patent_title] => 'Charge pump'
[patent_app_type] => utility
[patent_app_number] => 10/707131
[patent_app_country] => US
[patent_app_date] => 2003-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 4686
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/876/06876238.pdf
[firstpage_image] =>[orig_patent_app_number] => 10707131
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/707131 | Charge pump | Nov 20, 2003 | Issued |
Array
(
[id] => 1038195
[patent_doc_number] => 06873193
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-03-29
[patent_title] => 'Two-level supply voltage detection circuit'
[patent_app_type] => utility
[patent_app_number] => 10/717640
[patent_app_country] => US
[patent_app_date] => 2003-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 9406
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/873/06873193.pdf
[firstpage_image] =>[orig_patent_app_number] => 10717640
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/717640 | Two-level supply voltage detection circuit | Nov 20, 2003 | Issued |
Array
(
[id] => 7261802
[patent_doc_number] => 20040150462
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-05
[patent_title] => 'Voltage standard apparatus'
[patent_app_type] => new
[patent_app_number] => 10/714920
[patent_app_country] => US
[patent_app_date] => 2003-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3192
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0150/20040150462.pdf
[firstpage_image] =>[orig_patent_app_number] => 10714920
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/714920 | Voltage standard apparatus | Nov 17, 2003 | Issued |
Array
(
[id] => 7459596
[patent_doc_number] => 20040119507
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-24
[patent_title] => 'Power indication circuit for a processor'
[patent_app_type] => new
[patent_app_number] => 10/715247
[patent_app_country] => US
[patent_app_date] => 2003-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 2965
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0119/20040119507.pdf
[firstpage_image] =>[orig_patent_app_number] => 10715247
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/715247 | Power indication circuit for a processor | Nov 16, 2003 | Issued |
Array
(
[id] => 969060
[patent_doc_number] => 06940338
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-09-06
[patent_title] => 'Semiconductor integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 10/706664
[patent_app_country] => US
[patent_app_date] => 2003-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 11088
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/940/06940338.pdf
[firstpage_image] =>[orig_patent_app_number] => 10706664
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/706664 | Semiconductor integrated circuit | Nov 11, 2003 | Issued |
Array
(
[id] => 979537
[patent_doc_number] => 06930536
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-08-16
[patent_title] => 'Voltage booster'
[patent_app_type] => utility
[patent_app_number] => 10/701141
[patent_app_country] => US
[patent_app_date] => 2003-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4605
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/930/06930536.pdf
[firstpage_image] =>[orig_patent_app_number] => 10701141
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/701141 | Voltage booster | Nov 3, 2003 | Issued |
Array
(
[id] => 1035460
[patent_doc_number] => 06876237
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-04-05
[patent_title] => 'Reset-pulse generator'
[patent_app_type] => utility
[patent_app_number] => 10/697881
[patent_app_country] => US
[patent_app_date] => 2003-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1836
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/876/06876237.pdf
[firstpage_image] =>[orig_patent_app_number] => 10697881
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/697881 | Reset-pulse generator | Oct 30, 2003 | Issued |
Array
(
[id] => 982772
[patent_doc_number] => 06927616
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-08-09
[patent_title] => 'Integrated circuit and method for interfacing two voltage domains using a transformer'
[patent_app_type] => utility
[patent_app_number] => 10/605855
[patent_app_country] => US
[patent_app_date] => 2003-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1833
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/927/06927616.pdf
[firstpage_image] =>[orig_patent_app_number] => 10605855
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/605855 | Integrated circuit and method for interfacing two voltage domains using a transformer | Oct 30, 2003 | Issued |
Array
(
[id] => 969042
[patent_doc_number] => 06940320
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-09-06
[patent_title] => 'Power control system startup method and circuit'
[patent_app_type] => utility
[patent_app_number] => 10/685094
[patent_app_country] => US
[patent_app_date] => 2003-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3711
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/940/06940320.pdf
[firstpage_image] =>[orig_patent_app_number] => 10685094
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/685094 | Power control system startup method and circuit | Oct 13, 2003 | Issued |
Array
(
[id] => 532330
[patent_doc_number] => 07183834
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-02-27
[patent_title] => 'Method and apparatus for driving a power MOS device as a synchronous rectifier'
[patent_app_type] => utility
[patent_app_number] => 10/683608
[patent_app_country] => US
[patent_app_date] => 2003-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 2061
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/183/07183834.pdf
[firstpage_image] =>[orig_patent_app_number] => 10683608
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/683608 | Method and apparatus for driving a power MOS device as a synchronous rectifier | Oct 9, 2003 | Issued |
Array
(
[id] => 1064081
[patent_doc_number] => 06850097
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-02-01
[patent_title] => 'Inverter'
[patent_app_type] => utility
[patent_app_number] => 10/681225
[patent_app_country] => US
[patent_app_date] => 2003-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 4959
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 264
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/850/06850097.pdf
[firstpage_image] =>[orig_patent_app_number] => 10681225
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/681225 | Inverter | Oct 8, 2003 | Issued |