Jeffery Shawn Zweizig

Array ( [id] => 1159950 [patent_doc_number] => 06765426 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-07-20 [patent_title] => 'Methods and systems for limiting supply bounce' [patent_app_type] => B1 [patent_app_number] => 10/638292 [patent_app_country] => US [patent_app_date] => 2003-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5947 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/765/06765426.pdf [firstpage_image] =>[orig_patent_app_number] => 10638292 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7286977 [patent_doc_number] => 20040108884 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-06-10 [patent_title] => 'Semiconductor integrated circuit with sleep memory' [patent_app_type] => new [patent_app_number] => 10/638304 [patent_app_country] => US [patent_app_date] => 2003-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5497 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0108/20040108884.pdf [firstpage_image] =>[orig_patent_app_number] => 10638304 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 735092 [patent_doc_number] => 07038500 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-02 [patent_title] => 'Circuit arrangement for controlling power semiconductor transistors' [patent_app_type] => utility [patent_app_number] => 10/638664 [patent_app_country] => US [patent_app_date] => 2003-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5192 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/038/07038500.pdf [firstpage_image] =>[orig_patent_app_number] => 10638664 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 988541 [patent_doc_number] => 06922096 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-26 [patent_title] => 'Area efficient charge pump' [patent_app_type] => utility [patent_app_number] => 10/636839 [patent_app_country] => US [patent_app_date] => 2003-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 15 [patent_no_of_words] => 7189 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 37 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/922/06922096.pdf [firstpage_image] =>[orig_patent_app_number] => 10636839 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1000022 [patent_doc_number] => 06911861 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-06-28 [patent_title] => 'Current biasing circuit with temperature compensation and related methods of compensating output current' [patent_app_type] => utility [patent_app_number] => 10/636102 [patent_app_country] => US [patent_app_date] => 2003-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4920 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/911/06911861.pdf [firstpage_image] =>[orig_patent_app_number] => 10636102 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1041403 [patent_doc_number] => 06870419 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-03-22 [patent_title] => 'Memory system including a memory device having a controlled output driver characteristic' [patent_app_type] => utility [patent_app_number] => 10/625264 [patent_app_country] => US [patent_app_date] => 2003-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6440 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/870/06870419.pdf [firstpage_image] =>[orig_patent_app_number] => 10625264 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1015359 [patent_doc_number] => 06894555 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-05-17 [patent_title] => 'Bandgap reference circuit' [patent_app_type] => utility [patent_app_number] => 10/622793 [patent_app_country] => US [patent_app_date] => 2003-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2027 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/894/06894555.pdf [firstpage_image] =>[orig_patent_app_number] => 10622793 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 655203 [patent_doc_number] => RE039274 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2006-09-12 [patent_title] => 'Voltage down converter with switched hysteresis' [patent_app_type] => reissue [patent_app_number] => 10/621555 [patent_app_country] => US [patent_app_date] => 2003-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3136 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/039/RE039274.pdf [firstpage_image] =>[orig_patent_app_number] => 10621555 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1160007 [patent_doc_number] => 06765434 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-07-20 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => B2 [patent_app_number] => 10/619627 [patent_app_country] => US [patent_app_date] => 2003-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 13660 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/765/06765434.pdf [firstpage_image] =>[orig_patent_app_number] => 10619627 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7344268 [patent_doc_number] => 20040046604 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-11 [patent_title] => 'High voltage controller for semiconductor device' [patent_app_type] => new [patent_app_number] => 10/621186 [patent_app_country] => US [patent_app_date] => 2003-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3118 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0046/20040046604.pdf [firstpage_image] =>[orig_patent_app_number] => 10621186 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7120714 [patent_doc_number] => 20050012543 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-20 [patent_title] => 'OPTICALLY GENERATED ISOLATED FEEDBACK STABILIZED BIAS' [patent_app_type] => utility [patent_app_number] => 10/619852 [patent_app_country] => US [patent_app_date] => 2003-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4653 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0012/20050012543.pdf [firstpage_image] =>[orig_patent_app_number] => 10619852 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 646776 [patent_doc_number] => 07119606 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-10 [patent_title] => 'Low-power, low-area power headswitch' [patent_app_type] => utility [patent_app_number] => 10/617897 [patent_app_country] => US [patent_app_date] => 2003-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 5876 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 226 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/119/07119606.pdf [firstpage_image] =>[orig_patent_app_number] => 10617897 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7381878 [patent_doc_number] => 20040036460 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-26 [patent_title] => 'Reference voltage source, temperature sensor, temperature threshold detector, chip and corresponding system' [patent_app_type] => new [patent_app_number] => 10/616226 [patent_app_country] => US [patent_app_date] => 2003-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 7810 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 16 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0036/20040036460.pdf [firstpage_image] =>[orig_patent_app_number] => 10616226 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 941642 [patent_doc_number] => 06970034 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-11-29 [patent_title] => 'Method and apparatus for reducing power consumption due to gate leakage during sleep mode' [patent_app_type] => utility [patent_app_number] => 10/616048 [patent_app_country] => US [patent_app_date] => 2003-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 1890 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/970/06970034.pdf [firstpage_image] =>[orig_patent_app_number] => 10616048 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1069616 [patent_doc_number] => 06844773 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-01-18 [patent_title] => 'Semiconductor integrated circuit device enabling to produce a stable constant current even on a low power-source voltage' [patent_app_type] => utility [patent_app_number] => 10/613123 [patent_app_country] => US [patent_app_date] => 2003-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 14 [patent_no_of_words] => 6239 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/844/06844773.pdf [firstpage_image] =>[orig_patent_app_number] => 10613123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6994071 [patent_doc_number] => 20050133847 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-23 [patent_title] => 'RECTIFYING CHARGE STORAGE ELEMENT WITH TRANSISTOR' [patent_app_type] => utility [patent_app_number] => 10/895428 [patent_app_country] => US [patent_app_date] => 2003-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3176 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 22 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0133/20050133847.pdf [firstpage_image] =>[orig_patent_app_number] => 10895428 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 985957 [patent_doc_number] => 06924691 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-02 [patent_title] => 'Rectifying charge storage device with sensor' [patent_app_type] => utility [patent_app_number] => 10/713913 [patent_app_country] => US [patent_app_date] => 2003-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 5640 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/924/06924691.pdf [firstpage_image] =>[orig_patent_app_number] => 10713913 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1054178 [patent_doc_number] => 06859093 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-02-22 [patent_title] => 'Rectifying charge storage device with bi-stable states' [patent_app_type] => utility [patent_app_number] => 10/713914 [patent_app_country] => US [patent_app_date] => 2003-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 3932 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/859/06859093.pdf [firstpage_image] =>[orig_patent_app_number] => 10713914 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7408408 [patent_doc_number] => 20040263237 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-30 [patent_title] => 'Non-abrupt switching of sleep transistor of power gate structure' [patent_app_type] => new [patent_app_number] => 10/609360 [patent_app_country] => US [patent_app_date] => 2003-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3957 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0263/20040263237.pdf [firstpage_image] =>[orig_patent_app_number] => 10609360 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7296561 [patent_doc_number] => 20040124898 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-01 [patent_title] => 'Integrated circuit' [patent_app_type] => new [patent_app_number] => 10/465764 [patent_app_country] => US [patent_app_date] => 2003-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6701 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 215 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20040124898.pdf [firstpage_image] =>[orig_patent_app_number] => 10465764 [rel_patent_id] =>[rel_patent_doc_number] =>)