Jeffery Shawn Zweizig

Array ( [id] => 1137659 [patent_doc_number] => 06784727 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-31 [patent_title] => 'Fast-settling DC offset removal circuits with continuous cutoff frequency switching' [patent_app_type] => B1 [patent_app_number] => 10/443178 [patent_app_country] => US [patent_app_date] => 2003-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 2625 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/784/06784727.pdf [firstpage_image] =>[orig_patent_app_number] => 10443178 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7412965 [patent_doc_number] => 20040228055 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-18 [patent_title] => 'POWER SUPPLIES AND ULTRACAPACITOR BASED BATTERY SIMULATOR' [patent_app_type] => new [patent_app_number] => 10/440512 [patent_app_country] => US [patent_app_date] => 2003-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 11927 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0228/20040228055.pdf [firstpage_image] =>[orig_patent_app_number] => 10440512 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1035479 [patent_doc_number] => 06876245 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-04-05 [patent_title] => 'High speed bi-directional solid state switch' [patent_app_type] => utility [patent_app_number] => 10/438123 [patent_app_country] => US [patent_app_date] => 2003-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 4009 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/876/06876245.pdf [firstpage_image] =>[orig_patent_app_number] => 10438123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1133544 [patent_doc_number] => 06788131 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-09-07 [patent_title] => 'Bandgap circuit for generating a reference voltage' [patent_app_type] => B1 [patent_app_number] => 10/437933 [patent_app_country] => US [patent_app_date] => 2003-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1991 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/788/06788131.pdf [firstpage_image] =>[orig_patent_app_number] => 10437933 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7614827 [patent_doc_number] => 06897701 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-05-24 [patent_title] => 'Method and structure for improving the linearity of MOS switches' [patent_app_type] => utility [patent_app_number] => 10/436769 [patent_app_country] => US [patent_app_date] => 2003-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 2788 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/897/06897701.pdf [firstpage_image] =>[orig_patent_app_number] => 10436769 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1211352 [patent_doc_number] => 06714062 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-03-30 [patent_title] => 'Method and apparatus for a limiting amplifier with precise output limits' [patent_app_type] => B2 [patent_app_number] => 10/435779 [patent_app_country] => US [patent_app_date] => 2003-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 4912 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/714/06714062.pdf [firstpage_image] =>[orig_patent_app_number] => 10435779 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 747464 [patent_doc_number] => 07026860 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-04-11 [patent_title] => 'Compensated self-biasing current generator' [patent_app_type] => utility [patent_app_number] => 10/431814 [patent_app_country] => US [patent_app_date] => 2003-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 4118 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/026/07026860.pdf [firstpage_image] =>[orig_patent_app_number] => 10431814 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1137529 [patent_doc_number] => 06784702 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-31 [patent_title] => 'Driver circuit with dynamically adjusting output current and input current-limiting function' [patent_app_type] => B1 [patent_app_number] => 10/428832 [patent_app_country] => US [patent_app_date] => 2003-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4439 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/784/06784702.pdf [firstpage_image] =>[orig_patent_app_number] => 10428832 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7627677 [patent_doc_number] => 06806761 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-10-19 [patent_title] => 'Integrated charge pump circuit with low power voltage regulation' [patent_app_type] => B1 [patent_app_number] => 10/427334 [patent_app_country] => US [patent_app_date] => 2003-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 4194 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 24 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/806/06806761.pdf [firstpage_image] =>[orig_patent_app_number] => 10427334 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1146243 [patent_doc_number] => 06778003 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-17 [patent_title] => 'Method and circuit for adjusting a voltage upon detection of a command applied to an integrated circuit' [patent_app_type] => B1 [patent_app_number] => 10/428040 [patent_app_country] => US [patent_app_date] => 2003-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 5924 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/778/06778003.pdf [firstpage_image] =>[orig_patent_app_number] => 10428040 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7364669 [patent_doc_number] => 20040217805 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-04 [patent_title] => 'POWER REDUCTION BY STAGE IN INTEGRATED CIRCUIT' [patent_app_type] => new [patent_app_number] => 10/249684 [patent_app_country] => US [patent_app_date] => 2003-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2671 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0217/20040217805.pdf [firstpage_image] =>[orig_patent_app_number] => 10249684 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1083842 [patent_doc_number] => 06833751 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-12-21 [patent_title] => 'Leakage compensation circuit' [patent_app_type] => B1 [patent_app_number] => 10/426139 [patent_app_country] => US [patent_app_date] => 2003-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 18 [patent_no_of_words] => 9544 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/833/06833751.pdf [firstpage_image] =>[orig_patent_app_number] => 10426139 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7382190 [patent_doc_number] => 20040036526 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-26 [patent_title] => 'Integrated circuit device capable of optimizing operating performance according to consumed power' [patent_app_type] => new [patent_app_number] => 10/424313 [patent_app_country] => US [patent_app_date] => 2003-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3613 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0036/20040036526.pdf [firstpage_image] =>[orig_patent_app_number] => 10424313 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1142339 [patent_doc_number] => 06781438 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-24 [patent_title] => 'Method and device for generating a reference voltage' [patent_app_type] => B2 [patent_app_number] => 10/413814 [patent_app_country] => US [patent_app_date] => 2003-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2809 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/781/06781438.pdf [firstpage_image] =>[orig_patent_app_number] => 10413814 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1214781 [patent_doc_number] => 06710634 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-03-23 [patent_title] => 'Power on reset circuit' [patent_app_type] => B2 [patent_app_number] => 10/406312 [patent_app_country] => US [patent_app_date] => 2003-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 5291 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 346 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/710/06710634.pdf [firstpage_image] =>[orig_patent_app_number] => 10406312 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7268190 [patent_doc_number] => 20040056708 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-25 [patent_title] => 'Fast dynamic low-voltage current mirror with compensated error' [patent_app_type] => new [patent_app_number] => 10/407731 [patent_app_country] => US [patent_app_date] => 2003-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3830 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0056/20040056708.pdf [firstpage_image] =>[orig_patent_app_number] => 10407731 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6728171 [patent_doc_number] => 20030184361 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-02 [patent_title] => 'Booster and imaging device using booster' [patent_app_type] => new [patent_app_number] => 10/400754 [patent_app_country] => US [patent_app_date] => 2003-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4590 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0184/20030184361.pdf [firstpage_image] =>[orig_patent_app_number] => 10400754 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7626412 [patent_doc_number] => 06768351 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-07-27 [patent_title] => 'Apparatus and a method for pMOS drain current degradation compensation' [patent_app_type] => B1 [patent_app_number] => 10/400978 [patent_app_country] => US [patent_app_date] => 2003-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4539 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 4 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/768/06768351.pdf [firstpage_image] =>[orig_patent_app_number] => 10400978 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1159976 [patent_doc_number] => 06765429 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-07-20 [patent_title] => 'Semiconductor integrated circuit with leak current cut-off circuit' [patent_app_type] => B2 [patent_app_number] => 10/395252 [patent_app_country] => US [patent_app_date] => 2003-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 15 [patent_no_of_words] => 9514 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/765/06765429.pdf [firstpage_image] =>[orig_patent_app_number] => 10395252 [rel_patent_id] =>[rel_patent_doc_number] =>)