Jeffery Shawn Zweizig

Array ( [id] => 6827965 [patent_doc_number] => 20030179023 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-09-25 [patent_title] => 'Power-on reset circuit' [patent_app_type] => new [patent_app_number] => 10/389902 [patent_app_country] => US [patent_app_date] => 2003-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6659 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 224 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0179/20030179023.pdf [firstpage_image] =>[orig_patent_app_number] => 10389902 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1257832 [patent_doc_number] => 06667655 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-12-23 [patent_title] => 'Direct-timed sneak current cancellation' [patent_app_type] => B2 [patent_app_number] => 10/389554 [patent_app_country] => US [patent_app_date] => 2003-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3064 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 31 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/667/06667655.pdf [firstpage_image] =>[orig_patent_app_number] => 10389554 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7377259 [patent_doc_number] => 20040178842 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-16 [patent_title] => 'CIRCUIT AND METHOD FOR A CIRCUIT OF SELECTING REFERENCE VOLTAGE' [patent_app_type] => new [patent_app_number] => 10/383642 [patent_app_country] => US [patent_app_date] => 2003-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2870 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0178/20040178842.pdf [firstpage_image] =>[orig_patent_app_number] => 10383642 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1184027 [patent_doc_number] => 06737912 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-18 [patent_title] => 'Resistance division circuit and semiconductor device' [patent_app_type] => B2 [patent_app_number] => 10/382583 [patent_app_country] => US [patent_app_date] => 2003-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 19 [patent_no_of_words] => 8301 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/737/06737912.pdf [firstpage_image] =>[orig_patent_app_number] => 10382583 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7395439 [patent_doc_number] => 20040174207 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-09 [patent_title] => 'Blocking mechanism to reduce leakage current' [patent_app_type] => new [patent_app_number] => 10/384231 [patent_app_country] => US [patent_app_date] => 2003-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4133 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 41 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0174/20040174207.pdf [firstpage_image] =>[orig_patent_app_number] => 10384231 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7602983 [patent_doc_number] => 07236051 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-06-26 [patent_title] => 'Programmable glitch filter' [patent_app_type] => utility [patent_app_number] => 10/379874 [patent_app_country] => US [patent_app_date] => 2003-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2518 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/236/07236051.pdf [firstpage_image] =>[orig_patent_app_number] => 10379874 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1121640 [patent_doc_number] => 06798267 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-09-28 [patent_title] => 'Buffer circuit with programmable switching thresholds' [patent_app_type] => B1 [patent_app_number] => 10/376395 [patent_app_country] => US [patent_app_date] => 2003-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2394 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/798/06798267.pdf [firstpage_image] =>[orig_patent_app_number] => 10376395 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 700746 [patent_doc_number] => 07068091 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-06-27 [patent_title] => 'Voltage translator circuit formed using low voltage transistors' [patent_app_type] => utility [patent_app_number] => 10/376056 [patent_app_country] => US [patent_app_date] => 2003-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4266 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/068/07068091.pdf [firstpage_image] =>[orig_patent_app_number] => 10376056 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1106843 [patent_doc_number] => 06812752 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-11-02 [patent_title] => 'Embedded voltage level detector' [patent_app_type] => B2 [patent_app_number] => 10/374273 [patent_app_country] => US [patent_app_date] => 2003-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2776 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/812/06812752.pdf [firstpage_image] =>[orig_patent_app_number] => 10374273 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6677181 [patent_doc_number] => 20030227321 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-12-11 [patent_title] => 'Pump circuits and methods for integrated circuits including first and second oscillators and first and second pumps' [patent_app_type] => new [patent_app_number] => 10/370398 [patent_app_country] => US [patent_app_date] => 2003-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3318 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0227/20030227321.pdf [firstpage_image] =>[orig_patent_app_number] => 10370398 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7429829 [patent_doc_number] => 20040008080 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-15 [patent_title] => 'Reference voltage generator' [patent_app_type] => new [patent_app_number] => 10/368473 [patent_app_country] => US [patent_app_date] => 2003-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2993 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0008/20040008080.pdf [firstpage_image] =>[orig_patent_app_number] => 10368473 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6705198 [patent_doc_number] => 20030151932 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-08-14 [patent_title] => 'Control circuit for current converter valves' [patent_app_type] => new [patent_app_number] => 10/365980 [patent_app_country] => US [patent_app_date] => 2003-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4268 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0151/20030151932.pdf [firstpage_image] =>[orig_patent_app_number] => 10365980 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7441082 [patent_doc_number] => 20040066696 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-08 [patent_title] => 'Ultra-low current band-gap reference' [patent_app_type] => new [patent_app_number] => 10/365675 [patent_app_country] => US [patent_app_date] => 2003-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3735 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0066/20040066696.pdf [firstpage_image] =>[orig_patent_app_number] => 10365675 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7222003 [patent_doc_number] => 20040155695 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-12 [patent_title] => 'Multiplexer' [patent_app_type] => new [patent_app_number] => 10/361751 [patent_app_country] => US [patent_app_date] => 2003-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6630 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0155/20040155695.pdf [firstpage_image] =>[orig_patent_app_number] => 10361751 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6681347 [patent_doc_number] => 20030117211 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-06-26 [patent_title] => 'Biasing scheme for low supply headroom applications' [patent_app_type] => new [patent_app_number] => 10/360810 [patent_app_country] => US [patent_app_date] => 2003-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 2483 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0117/20030117211.pdf [firstpage_image] =>[orig_patent_app_number] => 10360810 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1173106 [patent_doc_number] => 06753722 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-06-22 [patent_title] => 'Method and apparatus for voltage regulation within an integrated circuit' [patent_app_type] => B1 [patent_app_number] => 10/354560 [patent_app_country] => US [patent_app_date] => 2003-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3919 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/753/06753722.pdf [firstpage_image] =>[orig_patent_app_number] => 10354560 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1051023 [patent_doc_number] => 06861896 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-03-01 [patent_title] => 'Circuits with dynamic biasing' [patent_app_type] => utility [patent_app_number] => 10/353200 [patent_app_country] => US [patent_app_date] => 2003-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 35 [patent_no_of_words] => 12739 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/861/06861896.pdf [firstpage_image] =>[orig_patent_app_number] => 10353200 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1241669 [patent_doc_number] => 06683492 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-01-27 [patent_title] => 'Circuits with dynamic biasing' [patent_app_type] => B2 [patent_app_number] => 10/353199 [patent_app_country] => US [patent_app_date] => 2003-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 35 [patent_no_of_words] => 12665 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/683/06683492.pdf [firstpage_image] =>[orig_patent_app_number] => 10353199 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1207545 [patent_doc_number] => 06717461 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-04-06 [patent_title] => 'Circuits with dynamic biasing' [patent_app_type] => B2 [patent_app_number] => 10/353201 [patent_app_country] => US [patent_app_date] => 2003-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 35 [patent_no_of_words] => 12654 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/717/06717461.pdf [firstpage_image] =>[orig_patent_app_number] => 10353201 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7388016 [patent_doc_number] => 20040021505 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-05 [patent_title] => 'Circuit for producing a reference voltage for transistors set to a standby state' [patent_app_type] => new [patent_app_number] => 10/352172 [patent_app_country] => US [patent_app_date] => 2003-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6484 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0021/20040021505.pdf [firstpage_image] =>[orig_patent_app_number] => 10352172 [rel_patent_id] =>[rel_patent_doc_number] =>)