Jeffery Shawn Zweizig

Array ( [id] => 1273792 [patent_doc_number] => 06653892 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-11-25 [patent_title] => 'Squelch circuit to create a squelch waveform for USB 2.0' [patent_app_type] => B2 [patent_app_number] => 10/226057 [patent_app_country] => US [patent_app_date] => 2002-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3911 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/653/06653892.pdf [firstpage_image] =>[orig_patent_app_number] => 10226057 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1246969 [patent_doc_number] => 06677803 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-13 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => B1 [patent_app_number] => 10/224420 [patent_app_country] => US [patent_app_date] => 2002-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 19 [patent_no_of_words] => 6250 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/677/06677803.pdf [firstpage_image] =>[orig_patent_app_number] => 10224420 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1289829 [patent_doc_number] => 06639481 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-10-28 [patent_title] => 'Transformer coupled quadrature tuned oscillator' [patent_app_type] => B1 [patent_app_number] => 10/224684 [patent_app_country] => US [patent_app_date] => 2002-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2376 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/639/06639481.pdf [firstpage_image] =>[orig_patent_app_number] => 10224684 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6318565 [patent_doc_number] => 20020196068 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-26 [patent_title] => 'A Bus Agent Utilizing Dynamic Biasing Circuitry to Translate a Signal to a Core Voltage Level' [patent_app_type] => new [patent_app_number] => 10/199160 [patent_app_country] => US [patent_app_date] => 2002-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5459 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0196/20020196068.pdf [firstpage_image] =>[orig_patent_app_number] => 10199160 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6714204 [patent_doc_number] => 20030025552 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-06 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => new [patent_app_number] => 10/193910 [patent_app_country] => US [patent_app_date] => 2002-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 17085 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20030025552.pdf [firstpage_image] =>[orig_patent_app_number] => 10193910 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1246934 [patent_doc_number] => 06677787 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-13 [patent_title] => 'Power indication circuit for a processor' [patent_app_type] => B1 [patent_app_number] => 10/194101 [patent_app_country] => US [patent_app_date] => 2002-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2916 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 38 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/677/06677787.pdf [firstpage_image] =>[orig_patent_app_number] => 10194101 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1273786 [patent_doc_number] => 06653891 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-11-25 [patent_title] => 'Voltage regulation' [patent_app_type] => B1 [patent_app_number] => 10/192739 [patent_app_country] => US [patent_app_date] => 2002-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 22 [patent_no_of_words] => 5224 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/653/06653891.pdf [firstpage_image] =>[orig_patent_app_number] => 10192739 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6638894 [patent_doc_number] => 20030006830 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-09 [patent_title] => 'MOSFET resistant control circuit and time constant control circuit used therewith' [patent_app_type] => new [patent_app_number] => 10/190506 [patent_app_country] => US [patent_app_date] => 2002-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4195 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20030006830.pdf [firstpage_image] =>[orig_patent_app_number] => 10190506 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1267126 [patent_doc_number] => 06661278 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-09 [patent_title] => 'High voltage charge pump circuit' [patent_app_type] => B1 [patent_app_number] => 10/191779 [patent_app_country] => US [patent_app_date] => 2002-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 3434 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/661/06661278.pdf [firstpage_image] =>[orig_patent_app_number] => 10191779 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1174816 [patent_doc_number] => 06736474 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-18 [patent_title] => 'Charge pump circuit' [patent_app_type] => B1 [patent_app_number] => 10/190916 [patent_app_country] => US [patent_app_date] => 2002-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2096 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/736/06736474.pdf [firstpage_image] =>[orig_patent_app_number] => 10190916 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1285692 [patent_doc_number] => 06642777 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-11-04 [patent_title] => 'Voltage reference circuit with increased intrinsic accuracy' [patent_app_type] => B2 [patent_app_number] => 10/189845 [patent_app_country] => US [patent_app_date] => 2002-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2137 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 237 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/642/06642777.pdf [firstpage_image] =>[orig_patent_app_number] => 10189845 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6743351 [patent_doc_number] => 20030020534 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-30 [patent_title] => 'Voltage generating circuits and methods including shared capacitors' [patent_app_type] => new [patent_app_number] => 10/188927 [patent_app_country] => US [patent_app_date] => 2002-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7990 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0020/20030020534.pdf [firstpage_image] =>[orig_patent_app_number] => 10188927 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6753889 [patent_doc_number] => 20030001665 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-02 [patent_title] => 'Integrated circuit for receiving a clock signal, particularly for a semiconductor memory circuit' [patent_app_type] => new [patent_app_number] => 10/186728 [patent_app_country] => US [patent_app_date] => 2002-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1927 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20030001665.pdf [firstpage_image] =>[orig_patent_app_number] => 10186728 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1285674 [patent_doc_number] => 06642774 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-11-04 [patent_title] => 'High precision charge pump regulation' [patent_app_type] => B1 [patent_app_number] => 10/187219 [patent_app_country] => US [patent_app_date] => 2002-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6379 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/642/06642774.pdf [firstpage_image] =>[orig_patent_app_number] => 10187219 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1320437 [patent_doc_number] => 06608519 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-08-19 [patent_title] => 'Methods and systems for limiting supply bounce' [patent_app_type] => B1 [patent_app_number] => 10/183450 [patent_app_country] => US [patent_app_date] => 2002-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5900 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/608/06608519.pdf [firstpage_image] =>[orig_patent_app_number] => 10183450 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6859308 [patent_doc_number] => 20030090316 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-05-15 [patent_title] => 'Circuit for tuning an active filter' [patent_app_type] => new [patent_app_number] => 10/185146 [patent_app_country] => US [patent_app_date] => 2002-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4756 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0090/20030090316.pdf [firstpage_image] =>[orig_patent_app_number] => 10185146 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7632487 [patent_doc_number] => 06664848 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-16 [patent_title] => 'On-chip power supply noise reduction' [patent_app_type] => B1 [patent_app_number] => 10/180794 [patent_app_country] => US [patent_app_date] => 2002-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5466 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/664/06664848.pdf [firstpage_image] =>[orig_patent_app_number] => 10180794 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1317153 [patent_doc_number] => 06611165 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-08-26 [patent_title] => 'Antifuse circuit with improved gate oxide reliabilty' [patent_app_type] => B1 [patent_app_number] => 10/178961 [patent_app_country] => US [patent_app_date] => 2002-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3612 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/611/06611165.pdf [firstpage_image] =>[orig_patent_app_number] => 10178961 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1320447 [patent_doc_number] => 06608520 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-08-19 [patent_title] => 'Regulator circuit' [patent_app_type] => B1 [patent_app_number] => 10/178201 [patent_app_country] => US [patent_app_date] => 2002-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 5939 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/608/06608520.pdf [firstpage_image] =>[orig_patent_app_number] => 10178201 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1421749 [patent_doc_number] => 06525601 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-02-25 [patent_title] => 'Input system for variable gain amplifier having transconductance stages with feedforward paths diverted to AC ground' [patent_app_type] => B2 [patent_app_number] => 10/170067 [patent_app_country] => US [patent_app_date] => 2002-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 21 [patent_no_of_words] => 8424 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/525/06525601.pdf [firstpage_image] =>[orig_patent_app_number] => 10170067 [rel_patent_id] =>[rel_patent_doc_number] =>)