Jeffery Shawn Zweizig

Array ( [id] => 1422972 [patent_doc_number] => 06509763 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-01-21 [patent_title] => 'Semiconductor device using complementary clock and signal input state detection circuit used for the same' [patent_app_type] => B2 [patent_app_number] => 10/162565 [patent_app_country] => US [patent_app_date] => 2002-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 43 [patent_no_of_words] => 13653 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 236 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/509/06509763.pdf [firstpage_image] =>[orig_patent_app_number] => 10162565 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1307425 [patent_doc_number] => 06621330 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-16 [patent_title] => 'Discrete-time analog filter' [patent_app_type] => B1 [patent_app_number] => 10/162936 [patent_app_country] => US [patent_app_date] => 2002-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 18 [patent_no_of_words] => 6446 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/621/06621330.pdf [firstpage_image] =>[orig_patent_app_number] => 10162936 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1241658 [patent_doc_number] => 06683481 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-27 [patent_title] => 'Power on reset generator circuit providing hysteresis in a noisy power environment' [patent_app_type] => B1 [patent_app_number] => 10/162236 [patent_app_country] => US [patent_app_date] => 2002-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 6359 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/683/06683481.pdf [firstpage_image] =>[orig_patent_app_number] => 10162236 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6837487 [patent_doc_number] => 20030034827 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-20 [patent_title] => 'High-efficiency power charge pump supplying high DC output currents' [patent_app_type] => new [patent_app_number] => 10/162135 [patent_app_country] => US [patent_app_date] => 2002-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7247 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0034/20030034827.pdf [firstpage_image] =>[orig_patent_app_number] => 10162135 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1278047 [patent_doc_number] => 06650176 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-11-18 [patent_title] => 'N-well resistor leakage cancellation' [patent_app_type] => B1 [patent_app_number] => 10/157638 [patent_app_country] => US [patent_app_date] => 2002-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3496 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/650/06650176.pdf [firstpage_image] =>[orig_patent_app_number] => 10157638 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6686761 [patent_doc_number] => 20030030484 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-13 [patent_title] => 'Low-power high-performance integrated circuit and related methods' [patent_app_type] => new [patent_app_number] => 10/155490 [patent_app_country] => US [patent_app_date] => 2002-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 8074 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0030/20030030484.pdf [firstpage_image] =>[orig_patent_app_number] => 10155490 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6107864 [patent_doc_number] => 20020171462 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-21 [patent_title] => 'Power-on/off reset circuit' [patent_app_type] => new [patent_app_number] => 10/145270 [patent_app_country] => US [patent_app_date] => 2002-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3646 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0171/20020171462.pdf [firstpage_image] =>[orig_patent_app_number] => 10145270 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1345939 [patent_doc_number] => 06590443 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-08 [patent_title] => 'Dynamic biasing for cascoded transistors to double operating supply voltage' [patent_app_type] => B1 [patent_app_number] => 10/144946 [patent_app_country] => US [patent_app_date] => 2002-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3608 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/590/06590443.pdf [firstpage_image] =>[orig_patent_app_number] => 10144946 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1207516 [patent_doc_number] => 06717450 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-04-06 [patent_title] => 'Monolithic I-load architecture for automatic test equipment' [patent_app_type] => B1 [patent_app_number] => 10/144175 [patent_app_country] => US [patent_app_date] => 2002-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2966 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/717/06717450.pdf [firstpage_image] =>[orig_patent_app_number] => 10144175 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7634143 [patent_doc_number] => 06657477 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-12-02 [patent_title] => 'Integrated circuit' [patent_app_type] => B2 [patent_app_number] => 10/139197 [patent_app_country] => US [patent_app_date] => 2002-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3304 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/657/06657477.pdf [firstpage_image] =>[orig_patent_app_number] => 10139197 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1354210 [patent_doc_number] => 06580313 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-17 [patent_title] => 'System and method for providing single pin bypass for multiple circuits' [patent_app_type] => B1 [patent_app_number] => 10/138356 [patent_app_country] => US [patent_app_date] => 2002-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 3657 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/580/06580313.pdf [firstpage_image] =>[orig_patent_app_number] => 10138356 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6723733 [patent_doc_number] => 20030206045 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-06 [patent_title] => 'LOCALIZED ELECTROSTATIC DISCHARGE PROTECTION FOR INTEGRATED CIRCUIT INPUT/OUTPUT PADS' [patent_app_type] => new [patent_app_number] => 10/138463 [patent_app_country] => US [patent_app_date] => 2002-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2524 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0206/20030206045.pdf [firstpage_image] =>[orig_patent_app_number] => 10138463 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1025862 [patent_doc_number] => 06885233 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-04-26 [patent_title] => 'Altering operating frequency and voltage set point of a circuit in response to the operating temperature and instantaneous operating voltage of the circuit' [patent_app_type] => utility [patent_app_number] => 10/138345 [patent_app_country] => US [patent_app_date] => 2002-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2952 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/885/06885233.pdf [firstpage_image] =>[orig_patent_app_number] => 10138345 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1307417 [patent_doc_number] => 06621329 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-09-16 [patent_title] => 'Semiconductor device' [patent_app_type] => B2 [patent_app_number] => 10/134428 [patent_app_country] => US [patent_app_date] => 2002-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 7213 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/621/06621329.pdf [firstpage_image] =>[orig_patent_app_number] => 10134428 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6764329 [patent_doc_number] => 20030098727 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-05-29 [patent_title] => 'Starter circuit' [patent_app_type] => new [patent_app_number] => 10/134618 [patent_app_country] => US [patent_app_date] => 2002-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2517 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0098/20030098727.pdf [firstpage_image] =>[orig_patent_app_number] => 10134618 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6318575 [patent_doc_number] => 20020196071 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-26 [patent_title] => 'Current reference circuit for low supply voltages' [patent_app_type] => new [patent_app_number] => 10/133216 [patent_app_country] => US [patent_app_date] => 2002-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4379 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0196/20020196071.pdf [firstpage_image] =>[orig_patent_app_number] => 10133216 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5783521 [patent_doc_number] => 20020158683 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-31 [patent_title] => 'Circuit arrangement to reduce the supply voltage of a circuit part and process for activating a circuit part' [patent_app_type] => new [patent_app_number] => 10/132502 [patent_app_country] => US [patent_app_date] => 2002-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3389 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0158/20020158683.pdf [firstpage_image] =>[orig_patent_app_number] => 10132502 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7623374 [patent_doc_number] => 06686791 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-02-03 [patent_title] => 'Oxide anti-fuse structure utilizing high voltage transistors' [patent_app_type] => B2 [patent_app_number] => 10/131141 [patent_app_country] => US [patent_app_date] => 2002-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 6270 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 4 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/686/06686791.pdf [firstpage_image] =>[orig_patent_app_number] => 10131141 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1407216 [patent_doc_number] => 06531915 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-03-11 [patent_title] => 'Biasing scheme for low supply headroom applications' [patent_app_type] => B2 [patent_app_number] => 10/127752 [patent_app_country] => US [patent_app_date] => 2002-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2483 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/531/06531915.pdf [firstpage_image] =>[orig_patent_app_number] => 10127752 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6695235 [patent_doc_number] => 20030107429 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-06-12 [patent_title] => 'Current source circuit' [patent_app_type] => new [patent_app_number] => 10/125409 [patent_app_country] => US [patent_app_date] => 2002-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3512 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0107/20030107429.pdf [firstpage_image] =>[orig_patent_app_number] => 10125409 [rel_patent_id] =>[rel_patent_doc_number] =>)