
Jeffrey David Asch
Examiner (ID: 17973, Phone: (571)272-2632 , Office: P/2916 )
| Most Active Art Unit | 2913 |
| Art Unit(s) | 2916, 2900, 2913, OPQA, 2903 |
| Total Applications | 7336 |
| Issued Applications | 7271 |
| Pending Applications | 1 |
| Abandoned Applications | 64 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13992407
[patent_doc_number] => 20190065361
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-28
[patent_title] => METHOD FOR WRITING DATA INTO FLASH MEMORY MODULE AND ASSOCIATED FLASH MEMORY CONTROLLER AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/865269
[patent_app_country] => US
[patent_app_date] => 2018-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3411
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15865269
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/865269 | METHOD FOR WRITING DATA INTO FLASH MEMORY MODULE AND ASSOCIATED FLASH MEMORY CONTROLLER AND ELECTRONIC DEVICE | Jan 8, 2018 | Abandoned |
Array
(
[id] => 14572959
[patent_doc_number] => 20190214087
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-11
[patent_title] => NON-VOLATILE STORAGE SYSTEM WITH DECOUPLING OF WRITE TRANSFERS FROM WRITE OPERATIONS
[patent_app_type] => utility
[patent_app_number] => 15/865618
[patent_app_country] => US
[patent_app_date] => 2018-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12363
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15865618
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/865618 | NON-VOLATILE STORAGE SYSTEM WITH DECOUPLING OF WRITE TRANSFERS FROM WRITE OPERATIONS | Jan 8, 2018 | Abandoned |
Array
(
[id] => 14314409
[patent_doc_number] => 20190146908
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-16
[patent_title] => METHOD FOR ACCESSING FLASH MEMORY MODULE AND ASSOCIATED FLASH MEMORY CONTROLLER AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/865271
[patent_app_country] => US
[patent_app_date] => 2018-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4578
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15865271
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/865271 | METHOD FOR ACCESSING FLASH MEMORY MODULE AND ASSOCIATED FLASH MEMORY CONTROLLER AND ELECTRONIC DEVICE | Jan 8, 2018 | Abandoned |
Array
(
[id] => 16683325
[patent_doc_number] => 10942803
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-09
[patent_title] => Method for performing data processing for error handling in memory device, associated memory device and controller thereof, and associated electronic device
[patent_app_type] => utility
[patent_app_number] => 15/865266
[patent_app_country] => US
[patent_app_date] => 2018-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5223
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 317
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15865266
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/865266 | Method for performing data processing for error handling in memory device, associated memory device and controller thereof, and associated electronic device | Jan 8, 2018 | Issued |
Array
(
[id] => 13580063
[patent_doc_number] => 20180341580
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-29
[patent_title] => METHODS FOR ACCESSING SSD (SOLID STATE DISK) AND APPARATUSES USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/865480
[patent_app_country] => US
[patent_app_date] => 2018-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3638
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15865480
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/865480 | METHODS FOR ACCESSING SSD (SOLID STATE DISK) AND APPARATUSES USING THE SAME | Jan 8, 2018 | Abandoned |
Array
(
[id] => 16667236
[patent_doc_number] => 10936482
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-02
[patent_title] => Methods for controlling SSD (solid state disk) and apparatuses using the same
[patent_app_type] => utility
[patent_app_number] => 15/865469
[patent_app_country] => US
[patent_app_date] => 2018-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3306
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15865469
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/865469 | Methods for controlling SSD (solid state disk) and apparatuses using the same | Jan 8, 2018 | Issued |
Array
(
[id] => 14473019
[patent_doc_number] => 20190188154
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-20
[patent_title] => TRANSLATION PINNING IN TRANSLATION LOOKASIDE BUFFERS
[patent_app_type] => utility
[patent_app_number] => 15/843165
[patent_app_country] => US
[patent_app_date] => 2017-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19067
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15843165
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/843165 | TRANSLATION PINNING IN TRANSLATION LOOKASIDE BUFFERS | Dec 14, 2017 | Abandoned |
Array
(
[id] => 16942755
[patent_doc_number] => 11054994
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-06
[patent_title] => Copy source to target management in a data storage system
[patent_app_type] => utility
[patent_app_number] => 15/842852
[patent_app_country] => US
[patent_app_date] => 2017-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 16000
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15842852
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/842852 | Copy source to target management in a data storage system | Dec 13, 2017 | Issued |
Array
(
[id] => 12845356
[patent_doc_number] => 20180173625
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-21
[patent_title] => IMPLEMENTING ATOMIC PRIMITIVES USING CACHE LINE LOCKING
[patent_app_type] => utility
[patent_app_number] => 15/841974
[patent_app_country] => US
[patent_app_date] => 2017-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6066
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15841974
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/841974 | Implementing atomic primitives using cache line locking | Dec 13, 2017 | Issued |
Array
(
[id] => 13875547
[patent_doc_number] => 20190034114
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-31
[patent_title] => BACKGROUND DATA REFRESH USING A SYSTEM TIMESTAMP IN STORAGE DEVICES
[patent_app_type] => utility
[patent_app_number] => 15/842799
[patent_app_country] => US
[patent_app_date] => 2017-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10647
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15842799
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/842799 | Background data refresh using a system timestamp in storage devices | Dec 13, 2017 | Issued |
Array
(
[id] => 14443763
[patent_doc_number] => 20190179755
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-13
[patent_title] => CONTROLLING MEMORY USAGE IN A CACHE
[patent_app_type] => utility
[patent_app_number] => 15/841103
[patent_app_country] => US
[patent_app_date] => 2017-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13512
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15841103
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/841103 | Controlling memory usage in a cache | Dec 12, 2017 | Issued |
Array
(
[id] => 14952947
[patent_doc_number] => 10437738
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-08
[patent_title] => Storage device performing hashing-based translation between logical address and physical address
[patent_app_type] => utility
[patent_app_number] => 15/820019
[patent_app_country] => US
[patent_app_date] => 2017-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 26
[patent_no_of_words] => 14964
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15820019
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/820019 | Storage device performing hashing-based translation between logical address and physical address | Nov 20, 2017 | Issued |
Array
(
[id] => 16957726
[patent_doc_number] => 11061586
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-07-13
[patent_title] => System for dynamically determining access constraints of data-repository objects
[patent_app_type] => utility
[patent_app_number] => 15/819864
[patent_app_country] => US
[patent_app_date] => 2017-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9223
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15819864
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/819864 | System for dynamically determining access constraints of data-repository objects | Nov 20, 2017 | Issued |
Array
(
[id] => 16758636
[patent_doc_number] => 10977186
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-13
[patent_title] => Last written page searching
[patent_app_type] => utility
[patent_app_number] => 15/819941
[patent_app_country] => US
[patent_app_date] => 2017-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 7903
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15819941
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/819941 | Last written page searching | Nov 20, 2017 | Issued |
Array
(
[id] => 17499304
[patent_doc_number] => 11288010
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-29
[patent_title] => Efficiently storing computer processor data structures in computer memory
[patent_app_type] => utility
[patent_app_number] => 16/638694
[patent_app_country] => US
[patent_app_date] => 2017-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 28942
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16638694
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/638694 | Efficiently storing computer processor data structures in computer memory | Sep 24, 2017 | Issued |
Array
(
[id] => 14022275
[patent_doc_number] => 20190073131
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-07
[patent_title] => DEDUPE FILE SYSTEM FOR BULK DATA MIGRATION TO CLOUD PLATFORM
[patent_app_type] => utility
[patent_app_number] => 15/694829
[patent_app_country] => US
[patent_app_date] => 2017-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3506
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15694829
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/694829 | Dedupe file system for bulk data migration to cloud platform | Sep 2, 2017 | Issued |
Array
(
[id] => 12262600
[patent_doc_number] => 20180081796
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'Data Storage Device and Data Writing Method Thereof'
[patent_app_type] => utility
[patent_app_number] => 15/694416
[patent_app_country] => US
[patent_app_date] => 2017-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6348
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15694416
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/694416 | Data Storage Device and Data Writing Method Thereof | Aug 31, 2017 | Abandoned |
Array
(
[id] => 16879716
[patent_doc_number] => 11029863
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-08
[patent_title] => Using non-volatile random access memory as volatile random access memory
[patent_app_type] => utility
[patent_app_number] => 15/693292
[patent_app_country] => US
[patent_app_date] => 2017-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4259
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 296
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15693292
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/693292 | Using non-volatile random access memory as volatile random access memory | Aug 30, 2017 | Issued |
Array
(
[id] => 13448665
[patent_doc_number] => 20180275875
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-27
[patent_title] => MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 15/693411
[patent_app_country] => US
[patent_app_date] => 2017-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10057
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15693411
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/693411 | Memory system that stores data designated by a deletion request in nonvolatile memory | Aug 30, 2017 | Issued |
Array
(
[id] => 13992451
[patent_doc_number] => 20190065383
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-28
[patent_title] => DIRECTLY MAPPED BUFFER CACHE ON NON-VOLATILE MEMORY
[patent_app_type] => utility
[patent_app_number] => 15/693273
[patent_app_country] => US
[patent_app_date] => 2017-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11186
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15693273
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/693273 | Directly mapped buffer cache on non-volatile memory | Aug 30, 2017 | Issued |