Jeffrey Donels
Examiner (ID: 8246, Phone: (571)272-2061 , Office: P/2837 )
Most Active Art Unit | 2837 |
Art Unit(s) | 2832, 3621, 2837, 2107 |
Total Applications | 2703 |
Issued Applications | 2321 |
Pending Applications | 127 |
Abandoned Applications | 255 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 9565885
[patent_doc_number] => 20140183598
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-03
[patent_title] => 'HIGH ELECTRON MOBILITY TRANSISTOR AND METHOD OF FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/730500
[patent_app_country] => US
[patent_app_date] => 2012-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6577
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13730500
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/730500 | High electron mobility transistor and method of forming the same | Dec 27, 2012 | Issued |
Array
(
[id] => 11346428
[patent_doc_number] => 09530844
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-12-27
[patent_title] => 'Transistor structures having reduced electrical field at the gate oxide and methods for making same'
[patent_app_type] => utility
[patent_app_number] => 13/730133
[patent_app_country] => US
[patent_app_date] => 2012-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 6958
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13730133
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/730133 | Transistor structures having reduced electrical field at the gate oxide and methods for making same | Dec 27, 2012 | Issued |
Array
(
[id] => 10053643
[patent_doc_number] => 09093530
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-28
[patent_title] => 'Fin structure of FinFET'
[patent_app_type] => utility
[patent_app_number] => 13/730518
[patent_app_country] => US
[patent_app_date] => 2012-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 47
[patent_no_of_words] => 5814
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13730518
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/730518 | Fin structure of FinFET | Dec 27, 2012 | Issued |
Array
(
[id] => 9565925
[patent_doc_number] => 20140183638
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-03
[patent_title] => 'METHODS OF USING A TRENCH SALICIDE ROUTING LAYER'
[patent_app_type] => utility
[patent_app_number] => 13/729843
[patent_app_country] => US
[patent_app_date] => 2012-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5087
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13729843
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/729843 | Methods of using a trench salicide routing layer | Dec 27, 2012 | Issued |
Array
(
[id] => 10010651
[patent_doc_number] => 09054180
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-09
[patent_title] => 'Semiconductor devices including a guard ring and related semiconductor systems'
[patent_app_type] => utility
[patent_app_number] => 13/711156
[patent_app_country] => US
[patent_app_date] => 2012-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 21
[patent_no_of_words] => 10004
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13711156
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/711156 | Semiconductor devices including a guard ring and related semiconductor systems | Dec 10, 2012 | Issued |
Array
(
[id] => 8696360
[patent_doc_number] => 20130058369
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-07
[patent_title] => 'SEMICONDUCTOR DEVICE HAVING AN InGaN LAYER'
[patent_app_type] => utility
[patent_app_number] => 13/667430
[patent_app_country] => US
[patent_app_date] => 2012-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4851
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13667430
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/667430 | SEMICONDUCTOR DEVICE HAVING AN InGaN LAYER | Nov 1, 2012 | Abandoned |
Array
(
[id] => 8563674
[patent_doc_number] => 20120326245
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-27
[patent_title] => 'INVERSION THICKNESS REDUCTION IN HIGH-K GATE STACKS FORMED BY REPLACEMENT GATE PROCESSES'
[patent_app_type] => utility
[patent_app_number] => 13/605267
[patent_app_country] => US
[patent_app_date] => 2012-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4857
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13605267
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/605267 | Inversion thickness reduction in high-k gate stacks formed by replacement gate processes | Sep 5, 2012 | Issued |
Array
(
[id] => 8604015
[patent_doc_number] => 20130009328
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-10
[patent_title] => 'ALIGNMENT MARK, SEMICONDUCTOR HAVING THE ALIGNMENT MARK, AND FABRICATING METHOD OF THE ALIGNMENT MARK'
[patent_app_type] => utility
[patent_app_number] => 13/541636
[patent_app_country] => US
[patent_app_date] => 2012-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6554
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13541636
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/541636 | ALIGNMENT MARK, SEMICONDUCTOR HAVING THE ALIGNMENT MARK, AND FABRICATING METHOD OF THE ALIGNMENT MARK | Jul 2, 2012 | Abandoned |
Array
(
[id] => 9091235
[patent_doc_number] => 20130270546
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-17
[patent_title] => 'ACTIVE DEVICE AND FABRICATING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/531600
[patent_app_country] => US
[patent_app_date] => 2012-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3537
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13531600
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/531600 | ACTIVE DEVICE AND FABRICATING METHOD THEREOF | Jun 24, 2012 | Abandoned |
Array
(
[id] => 9259794
[patent_doc_number] => 20130341723
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-26
[patent_title] => 'MEMORY CELL WITH ASYMMETRIC READ PORT TRANSISTORS'
[patent_app_type] => utility
[patent_app_number] => 13/531969
[patent_app_country] => US
[patent_app_date] => 2012-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4452
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13531969
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/531969 | MEMORY CELL WITH ASYMMETRIC READ PORT TRANSISTORS | Jun 24, 2012 | Abandoned |
Array
(
[id] => 9971698
[patent_doc_number] => 09018713
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-28
[patent_title] => 'Plural differential pair employing FinFET structure'
[patent_app_type] => utility
[patent_app_number] => 13/532422
[patent_app_country] => US
[patent_app_date] => 2012-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 59
[patent_no_of_words] => 7815
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 442
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13532422
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/532422 | Plural differential pair employing FinFET structure | Jun 24, 2012 | Issued |
Array
(
[id] => 8582788
[patent_doc_number] => 20130001609
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-03
[patent_title] => 'DISPLAY APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 13/532029
[patent_app_country] => US
[patent_app_date] => 2012-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8135
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13532029
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/532029 | Display apparatus | Jun 24, 2012 | Issued |
Array
(
[id] => 9259752
[patent_doc_number] => 20130341681
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-26
[patent_title] => 'HETEROJUNCTION BIPOLAR TRANSISTOR WITH IMPROVED CURRENT GAIN AND A FABRICATION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/530956
[patent_app_country] => US
[patent_app_date] => 2012-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2585
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13530956
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/530956 | HETEROJUNCTION BIPOLAR TRANSISTOR WITH IMPROVED CURRENT GAIN AND A FABRICATION METHOD THEREOF | Jun 21, 2012 | Abandoned |
Array
(
[id] => 9118165
[patent_doc_number] => 20130285087
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-31
[patent_title] => 'LIGHT EMITTING DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/530859
[patent_app_country] => US
[patent_app_date] => 2012-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3610
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13530859
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/530859 | LIGHT EMITTING DEVICE AND MANUFACTURING METHOD THEREOF | Jun 21, 2012 | Abandoned |
Array
(
[id] => 9996500
[patent_doc_number] => 09041102
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-26
[patent_title] => 'Power transistor and associated method for manufacturing'
[patent_app_type] => utility
[patent_app_number] => 13/530276
[patent_app_country] => US
[patent_app_date] => 2012-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 5247
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13530276
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/530276 | Power transistor and associated method for manufacturing | Jun 21, 2012 | Issued |
Array
(
[id] => 9051318
[patent_doc_number] => 20130249032
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-26
[patent_title] => 'ENHANCED LIFT-OFF TECHNIQUES FOR USE WITH DIELECTRIC OPTICAL COATINGS AND LIGHT SENSORS PRODUCED THEREFROM'
[patent_app_type] => utility
[patent_app_number] => 13/530809
[patent_app_country] => US
[patent_app_date] => 2012-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 8746
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13530809
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/530809 | Enhanced lift-off techniques for use with dielectric optical coatings and light sensors produced therefrom | Jun 21, 2012 | Issued |
Array
(
[id] => 8818423
[patent_doc_number] => 20130119468
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-16
[patent_title] => 'THIN FILM TRANSISTOR AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/530405
[patent_app_country] => US
[patent_app_date] => 2012-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6205
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13530405
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/530405 | THIN FILM TRANSISTOR AND METHOD OF FABRICATING THE SAME | Jun 21, 2012 | Abandoned |
Array
(
[id] => 9259788
[patent_doc_number] => 20130341717
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-26
[patent_title] => 'Semiconductor Device with Floating RESURF Region'
[patent_app_type] => utility
[patent_app_number] => 13/529589
[patent_app_country] => US
[patent_app_date] => 2012-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 9073
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13529589
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/529589 | Semiconductor device with floating RESURF region | Jun 20, 2012 | Issued |
Array
(
[id] => 8825827
[patent_doc_number] => 20130126872
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-23
[patent_title] => 'ORGANIC LIGHT-EMITTING DISPLAY APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 13/528959
[patent_app_country] => US
[patent_app_date] => 2012-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6861
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13528959
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/528959 | ORGANIC LIGHT-EMITTING DISPLAY APPARATUS | Jun 20, 2012 | Abandoned |
Array
(
[id] => 8582736
[patent_doc_number] => 20130001557
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-03
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/529125
[patent_app_country] => US
[patent_app_date] => 2012-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 10129
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13529125
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/529125 | Semiconductor device and manufacturing method thereof | Jun 20, 2012 | Issued |