![](/images/general/no_picture/200_user.png)
Jeffrey L Sterrett
Examiner (ID: 8867, Phone: (571)272-2085 , Office: P/2838 )
Most Active Art Unit | 2838 |
Art Unit(s) | 2111, 2838, 2102, 2722 |
Total Applications | 2519 |
Issued Applications | 2232 |
Pending Applications | 66 |
Abandoned Applications | 220 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 10349650
[patent_doc_number] => 20150234655
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-20
[patent_title] => 'ATOMIC MEMORY OPERATIONS ON AN N-WAY LINKED LIST'
[patent_app_type] => utility
[patent_app_number] => 14/182932
[patent_app_country] => US
[patent_app_date] => 2014-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 16550
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14182932
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/182932 | Atomic memory operations on an N-way linked list | Feb 17, 2014 | Issued |
Array
(
[id] => 11232783
[patent_doc_number] => 09460012
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-10-04
[patent_title] => 'Fusible and reconfigurable cache architecture'
[patent_app_type] => utility
[patent_app_number] => 14/183238
[patent_app_country] => US
[patent_app_date] => 2014-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6272
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14183238
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/183238 | Fusible and reconfigurable cache architecture | Feb 17, 2014 | Issued |
Array
(
[id] => 11598593
[patent_doc_number] => 09645763
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-05-09
[patent_title] => 'Framework for balancing robustness and latency during collection of statistics from soft reads'
[patent_app_type] => utility
[patent_app_number] => 14/181893
[patent_app_country] => US
[patent_app_date] => 2014-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 7209
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14181893
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/181893 | Framework for balancing robustness and latency during collection of statistics from soft reads | Feb 16, 2014 | Issued |
Array
(
[id] => 9774324
[patent_doc_number] => 20140297988
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-02
[patent_title] => 'STORAGE DEVICE, ALLOCATION RELEASE CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/181762
[patent_app_country] => US
[patent_app_date] => 2014-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7809
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14181762
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/181762 | STORAGE DEVICE, ALLOCATION RELEASE CONTROL METHOD | Feb 16, 2014 | Abandoned |
Array
(
[id] => 9885864
[patent_doc_number] => 08972648
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-03
[patent_title] => 'Kernal memory locking for systems that allow over-commitment memory'
[patent_app_type] => utility
[patent_app_number] => 14/105297
[patent_app_country] => US
[patent_app_date] => 2013-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5649
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14105297
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/105297 | Kernal memory locking for systems that allow over-commitment memory | Dec 12, 2013 | Issued |
Array
(
[id] => 11299535
[patent_doc_number] => 09507542
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-11-29
[patent_title] => 'System and method for deploying virtual servers in a hosting system'
[patent_app_type] => utility
[patent_app_number] => 14/088294
[patent_app_country] => US
[patent_app_date] => 2013-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 37
[patent_no_of_words] => 30444
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14088294
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/088294 | System and method for deploying virtual servers in a hosting system | Nov 21, 2013 | Issued |
Array
(
[id] => 11538563
[patent_doc_number] => 09612973
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-04-04
[patent_title] => 'Using shared virtual memory resources for performing memory-mapping'
[patent_app_type] => utility
[patent_app_number] => 14/076204
[patent_app_country] => US
[patent_app_date] => 2013-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 10229
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14076204
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/076204 | Using shared virtual memory resources for performing memory-mapping | Nov 8, 2013 | Issued |
Array
(
[id] => 13109955
[patent_doc_number] => 10073630
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-11
[patent_title] => Systems and methods for log coordination
[patent_app_type] => utility
[patent_app_number] => 14/075951
[patent_app_country] => US
[patent_app_date] => 2013-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 28
[patent_no_of_words] => 29564
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14075951
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/075951 | Systems and methods for log coordination | Nov 7, 2013 | Issued |
Array
(
[id] => 12012455
[patent_doc_number] => 09805775
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-10-31
[patent_title] => 'Integrated circuits with improved memory controllers'
[patent_app_type] => utility
[patent_app_number] => 14/075940
[patent_app_country] => US
[patent_app_date] => 2013-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8385
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14075940
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/075940 | Integrated circuits with improved memory controllers | Nov 7, 2013 | Issued |
Array
(
[id] => 9852927
[patent_doc_number] => 08954674
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-10
[patent_title] => 'Scatter-gather intelligent memory architecture for unstructured streaming data on multiprocessor systems'
[patent_app_type] => utility
[patent_app_number] => 14/048291
[patent_app_country] => US
[patent_app_date] => 2013-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7238
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14048291
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/048291 | Scatter-gather intelligent memory architecture for unstructured streaming data on multiprocessor systems | Oct 7, 2013 | Issued |
Array
(
[id] => 9270982
[patent_doc_number] => 20140025900
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-23
[patent_title] => 'Combined Transparent/Non-Transparent Cache'
[patent_app_type] => utility
[patent_app_number] => 14/032405
[patent_app_country] => US
[patent_app_date] => 2013-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 10396
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14032405
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/032405 | Combined transparent/non-transparent cache | Sep 19, 2013 | Issued |
Array
(
[id] => 10335269
[patent_doc_number] => 20150220273
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-06
[patent_title] => 'MEMORY CONTROLLER, DATA STORAGE DEVICE, AND MEMORY CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/429049
[patent_app_country] => US
[patent_app_date] => 2013-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9598
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14429049
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/429049 | Memory controller, data storage device, and memory control method | Aug 19, 2013 | Issued |
Array
(
[id] => 9947503
[patent_doc_number] => 08996831
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-03-31
[patent_title] => 'System and method for logical deletion of stored data objects'
[patent_app_type] => utility
[patent_app_number] => 13/953447
[patent_app_country] => US
[patent_app_date] => 2013-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 35
[patent_no_of_words] => 23273
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13953447
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/953447 | System and method for logical deletion of stored data objects | Jul 28, 2013 | Issued |
Array
(
[id] => 9213867
[patent_doc_number] => 20140013044
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-09
[patent_title] => 'COMPUTER SYSTEM HAVING FUNCTION OF DETECTING WORKING STATE OF MEMORY BANK'
[patent_app_type] => utility
[patent_app_number] => 13/924646
[patent_app_country] => US
[patent_app_date] => 2013-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1379
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13924646
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/924646 | COMPUTER SYSTEM HAVING FUNCTION OF DETECTING WORKING STATE OF MEMORY BANK | Jun 23, 2013 | Abandoned |
Array
(
[id] => 10569059
[patent_doc_number] => 09292226
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-22
[patent_title] => 'Adaptive data management using volume types'
[patent_app_type] => utility
[patent_app_number] => 13/924671
[patent_app_country] => US
[patent_app_date] => 2013-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 16956
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13924671
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/924671 | Adaptive data management using volume types | Jun 23, 2013 | Issued |
Array
(
[id] => 9109778
[patent_doc_number] => 20130282910
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-24
[patent_title] => 'INTELLIGENT STORAGE PROVISIONING WITHIN A CLUSTERED COMPUTING ENVIRONMENT'
[patent_app_type] => utility
[patent_app_number] => 13/920158
[patent_app_country] => US
[patent_app_date] => 2013-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5578
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13920158
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/920158 | Intelligent storage provisioning within a clustered computing environment | Jun 17, 2013 | Issued |
Array
(
[id] => 9200322
[patent_doc_number] => 20130339637
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-19
[patent_title] => 'MEMORY CONTROL APPARATUS, MEMORY APPARATUS, INFORMATION PROCESSING SYSTEM, AND PROCESSING METHOD FOR USE THEREWITH'
[patent_app_type] => utility
[patent_app_number] => 13/873679
[patent_app_country] => US
[patent_app_date] => 2013-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 15954
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13873679
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/873679 | Memory control apparatus, memory apparatus, information processing system, and processing method for use therewith | Apr 29, 2013 | Issued |
Array
(
[id] => 9264801
[patent_doc_number] => 20130346730
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-26
[patent_title] => 'ARITHMETIC PROCESSING APPARATUS, AND CACHE MEMORY CONTROL DEVICE AND CACHE MEMORY CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/873539
[patent_app_country] => US
[patent_app_date] => 2013-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 10931
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13873539
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/873539 | Arithmetic processing apparatus, and cache memory control device and cache memory control method | Apr 29, 2013 | Issued |
Array
(
[id] => 10512216
[patent_doc_number] => 09239794
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-01-19
[patent_title] => 'Managing a prefetch buffer with probabilistic access predictions'
[patent_app_type] => utility
[patent_app_number] => 13/873682
[patent_app_country] => US
[patent_app_date] => 2013-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 7650
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13873682
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/873682 | Managing a prefetch buffer with probabilistic access predictions | Apr 29, 2013 | Issued |
Array
(
[id] => 9695319
[patent_doc_number] => 08825947
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-09-02
[patent_title] => 'System and method for managing data access in non-volatile memory'
[patent_app_type] => utility
[patent_app_number] => 13/863667
[patent_app_country] => US
[patent_app_date] => 2013-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 3317
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13863667
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/863667 | System and method for managing data access in non-volatile memory | Apr 15, 2013 | Issued |