
Jeffrey Schmidt
Examiner (ID: 2160)
| Most Active Art Unit | 3309 |
| Art Unit(s) | 3731, 2899, 3309 |
| Total Applications | 565 |
| Issued Applications | 449 |
| Pending Applications | 46 |
| Abandoned Applications | 70 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4738926
[patent_doc_number] => 20080232578
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-09-25
[patent_title] => 'ETHERNET VOLTAGE SOURCE APPARATUS AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 11/687683
[patent_app_country] => US
[patent_app_date] => 2007-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3815
[patent_no_of_claims] => 63
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0232/20080232578.pdf
[firstpage_image] =>[orig_patent_app_number] => 11687683
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/687683 | ETHERNET VOLTAGE SOURCE APPARATUS AND METHOD | Mar 18, 2007 | Abandoned |
Array
(
[id] => 5247703
[patent_doc_number] => 20070243937
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-18
[patent_title] => 'Method for booting and using software for AWP and B type amusement gaming machines, and for C type casino machines'
[patent_app_type] => utility
[patent_app_number] => 11/710122
[patent_app_country] => US
[patent_app_date] => 2007-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 5721
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0243/20070243937.pdf
[firstpage_image] =>[orig_patent_app_number] => 11710122
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/710122 | Method for booting and using software for AWP and B type amusement gaming machines, and for C type casino machines | Feb 22, 2007 | Abandoned |
Array
(
[id] => 4730588
[patent_doc_number] => 20080209241
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-28
[patent_title] => 'Power supply controller with multiple setting segments'
[patent_app_type] => utility
[patent_app_number] => 11/709887
[patent_app_country] => US
[patent_app_date] => 2007-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2272
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0209/20080209241.pdf
[firstpage_image] =>[orig_patent_app_number] => 11709887
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/709887 | Power supply controller with multiple setting segments | Feb 22, 2007 | Abandoned |
Array
(
[id] => 4979255
[patent_doc_number] => 20070220490
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-20
[patent_title] => 'INFORMATION-PROCESSING APPARATUS AND ACTIVATION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 11/675796
[patent_app_country] => US
[patent_app_date] => 2007-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 21032
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0220/20070220490.pdf
[firstpage_image] =>[orig_patent_app_number] => 11675796
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/675796 | Information-processing apparatus and activation method thereof | Feb 15, 2007 | Issued |
Array
(
[id] => 97347
[patent_doc_number] => 07739530
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-15
[patent_title] => 'Method and program for generating execution code for performing parallel processing'
[patent_app_type] => utility
[patent_app_number] => 11/707146
[patent_app_country] => US
[patent_app_date] => 2007-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 7428
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/739/07739530.pdf
[firstpage_image] =>[orig_patent_app_number] => 11707146
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/707146 | Method and program for generating execution code for performing parallel processing | Feb 15, 2007 | Issued |
Array
(
[id] => 5260657
[patent_doc_number] => 20070214290
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-13
[patent_title] => 'Image processing apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/706280
[patent_app_country] => US
[patent_app_date] => 2007-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5490
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0214/20070214290.pdf
[firstpage_image] =>[orig_patent_app_number] => 11706280
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/706280 | Image processing apparatus | Feb 14, 2007 | Issued |
Array
(
[id] => 4956538
[patent_doc_number] => 20080189562
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-07
[patent_title] => 'REDUCING POWER USAGE IN A SOFTWARE APPLICATION'
[patent_app_type] => utility
[patent_app_number] => 11/672058
[patent_app_country] => US
[patent_app_date] => 2007-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6437
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0189/20080189562.pdf
[firstpage_image] =>[orig_patent_app_number] => 11672058
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/672058 | Reducing power usage in a software application | Feb 6, 2007 | Issued |
Array
(
[id] => 4631901
[patent_doc_number] => 08010811
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-30
[patent_title] => 'Power controller coupling assemblies and methods'
[patent_app_type] => utility
[patent_app_number] => 11/701895
[patent_app_country] => US
[patent_app_date] => 2007-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 7389
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/010/08010811.pdf
[firstpage_image] =>[orig_patent_app_number] => 11701895
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/701895 | Power controller coupling assemblies and methods | Feb 1, 2007 | Issued |
Array
(
[id] => 885766
[patent_doc_number] => 07356722
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-04-08
[patent_title] => 'Variably delayable transmission of packets between independently clocked source, intermediate, and destination circuits while maintaining orderly and timely processing in one or both of the intermediate and destination circuits'
[patent_app_type] => utility
[patent_app_number] => 11/699737
[patent_app_country] => US
[patent_app_date] => 2007-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 38705
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/356/07356722.pdf
[firstpage_image] =>[orig_patent_app_number] => 11699737
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/699737 | Variably delayable transmission of packets between independently clocked source, intermediate, and destination circuits while maintaining orderly and timely processing in one or both of the intermediate and destination circuits | Jan 28, 2007 | Issued |
Array
(
[id] => 107834
[patent_doc_number] => 07725751
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-25
[patent_title] => 'Termination techniques for bus interfaces'
[patent_app_type] => utility
[patent_app_number] => 11/618496
[patent_app_country] => US
[patent_app_date] => 2006-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2963
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/725/07725751.pdf
[firstpage_image] =>[orig_patent_app_number] => 11618496
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/618496 | Termination techniques for bus interfaces | Dec 28, 2006 | Issued |
Array
(
[id] => 7779954
[patent_doc_number] => 08122265
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-02-21
[patent_title] => 'Power management using adaptive thermal throttling'
[patent_app_type] => utility
[patent_app_number] => 11/648253
[patent_app_country] => US
[patent_app_date] => 2006-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 7495
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/122/08122265.pdf
[firstpage_image] =>[orig_patent_app_number] => 11648253
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/648253 | Power management using adaptive thermal throttling | Dec 28, 2006 | Issued |
Array
(
[id] => 7768254
[patent_doc_number] => 08117478
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-02-14
[patent_title] => 'Optimizing power usage by processor cores based on architectural events'
[patent_app_type] => utility
[patent_app_number] => 11/618477
[patent_app_country] => US
[patent_app_date] => 2006-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3766
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/117/08117478.pdf
[firstpage_image] =>[orig_patent_app_number] => 11618477
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/618477 | Optimizing power usage by processor cores based on architectural events | Dec 28, 2006 | Issued |
Array
(
[id] => 7688279
[patent_doc_number] => 20070106419
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-10
[patent_title] => 'METHOD AND SYSTEM FOR VIDEO MONITORING'
[patent_app_type] => utility
[patent_app_number] => 11/617400
[patent_app_country] => US
[patent_app_date] => 2006-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8027
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0106/20070106419.pdf
[firstpage_image] =>[orig_patent_app_number] => 11617400
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/617400 | Method and system for video monitoring | Dec 27, 2006 | Issued |
Array
(
[id] => 4868974
[patent_doc_number] => 20080148033
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-19
[patent_title] => 'ACPI to firmware interface'
[patent_app_type] => utility
[patent_app_number] => 11/640572
[patent_app_country] => US
[patent_app_date] => 2006-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4735
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0148/20080148033.pdf
[firstpage_image] =>[orig_patent_app_number] => 11640572
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/640572 | ACPI to firmware interface | Dec 17, 2006 | Issued |
Array
(
[id] => 5024799
[patent_doc_number] => 20070150766
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-28
[patent_title] => 'Information processing apparatus including network controller, and method of controlling application of power supply voltage to the network controller'
[patent_app_type] => utility
[patent_app_number] => 11/638773
[patent_app_country] => US
[patent_app_date] => 2006-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5024
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0150/20070150766.pdf
[firstpage_image] =>[orig_patent_app_number] => 11638773
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/638773 | Information processing apparatus including network controller, and method of controlling application of power supply voltage to the network controller | Dec 13, 2006 | Abandoned |
Array
(
[id] => 4868968
[patent_doc_number] => 20080148027
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-19
[patent_title] => 'Method and apparatus of power managment of processor'
[patent_app_type] => utility
[patent_app_number] => 11/638700
[patent_app_country] => US
[patent_app_date] => 2006-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3410
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0148/20080148027.pdf
[firstpage_image] =>[orig_patent_app_number] => 11638700
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/638700 | Method and apparatus of power management of processor | Dec 13, 2006 | Issued |
Array
(
[id] => 5024798
[patent_doc_number] => 20070150765
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-28
[patent_title] => 'Information processing apparatus having electronic device whose operating speed is controlled, and method of controlling the operating speed of the electronic device'
[patent_app_type] => utility
[patent_app_number] => 11/638206
[patent_app_country] => US
[patent_app_date] => 2006-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6303
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0150/20070150765.pdf
[firstpage_image] =>[orig_patent_app_number] => 11638206
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/638206 | Information processing apparatus having electronic device whose operating speed is controlled, and method of controlling the operating speed of the electronic device | Dec 12, 2006 | Abandoned |
Array
(
[id] => 4934830
[patent_doc_number] => 20080005605
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-03
[patent_title] => 'PCI bus system and PCI device connection method'
[patent_app_type] => utility
[patent_app_number] => 11/637115
[patent_app_country] => US
[patent_app_date] => 2006-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3582
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0005/20080005605.pdf
[firstpage_image] =>[orig_patent_app_number] => 11637115
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/637115 | PCI bus system and PCI device connection method | Dec 11, 2006 | Abandoned |
Array
(
[id] => 4653337
[patent_doc_number] => 20080040594
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-02-14
[patent_title] => 'Electronic apparatus and method for performing initialization using data localization'
[patent_app_type] => utility
[patent_app_number] => 11/636565
[patent_app_country] => US
[patent_app_date] => 2006-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2953
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0040/20080040594.pdf
[firstpage_image] =>[orig_patent_app_number] => 11636565
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/636565 | Electronic apparatus and method for performing initialization using data localization | Dec 10, 2006 | Abandoned |
Array
(
[id] => 4783068
[patent_doc_number] => 20080136397
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-12
[patent_title] => 'Operating integrated circuit logic blocks at independent voltages with single voltage supply'
[patent_app_type] => utility
[patent_app_number] => 11/636425
[patent_app_country] => US
[patent_app_date] => 2006-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3519
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0136/20080136397.pdf
[firstpage_image] =>[orig_patent_app_number] => 11636425
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/636425 | Operating integrated circuit logic blocks at independent voltages with single voltage supply | Dec 7, 2006 | Issued |