Jeffrey T. Knapp

Array ( [id] => 19194 [patent_doc_number] => 07810065 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-10-05 [patent_title] => 'System and method for implementing optimized creation of openings for de-gassing in an electronic package' [patent_app_type] => utility [patent_app_number] => 11/844861 [patent_app_country] => US [patent_app_date] => 2007-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2292 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/810/07810065.pdf [firstpage_image] =>[orig_patent_app_number] => 11844861 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5232545 [patent_doc_number] => 20070294654 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-12-20 [patent_title] => 'METHOD FOR USING MIXED MULTI-VT DEVICES IN A CELL-BASED DESIGN' [patent_app_type] => utility [patent_app_number] => 11/844698 [patent_app_country] => US [patent_app_date] => 2007-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3227 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0294/20070294654.pdf [firstpage_image] =>[orig_patent_app_number] => 11844698 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7768463 [patent_doc_number] => 08117580 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2012-02-14 [patent_title] => 'Multiple bitstreams enabling the use of partially defective programmable integrated circuits while avoiding localized defects therein' [patent_app_type] => utility [patent_app_number] => 11/895132 [patent_app_country] => US [patent_app_date] => 2007-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 9934 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/117/08117580.pdf [firstpage_image] =>[orig_patent_app_number] => 11895132 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4905687 [patent_doc_number] => 20080115101 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-15 [patent_title] => 'Program conversion apparatus' [patent_app_type] => utility [patent_app_number] => 11/889571 [patent_app_country] => US [patent_app_date] => 2007-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 19557 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0115/20080115101.pdf [firstpage_image] =>[orig_patent_app_number] => 11889571 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7972397 [patent_doc_number] => 07941777 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-05-10 [patent_title] => 'Generating a module interface for partial reconfiguration design flows' [patent_app_type] => utility [patent_app_number] => 11/891141 [patent_app_country] => US [patent_app_date] => 2007-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 6700 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/941/07941777.pdf [firstpage_image] =>[orig_patent_app_number] => 11891141 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4735665 [patent_doc_number] => 20080052647 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-02-28 [patent_title] => 'COMPUTER DEVELOPMENT APPARATUS' [patent_app_type] => utility [patent_app_number] => 11/835521 [patent_app_country] => US [patent_app_date] => 2007-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 15312 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20080052647.pdf [firstpage_image] =>[orig_patent_app_number] => 11835521 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5418272 [patent_doc_number] => 20090044159 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-02-12 [patent_title] => 'False path handling' [patent_app_type] => utility [patent_app_number] => 11/890951 [patent_app_country] => US [patent_app_date] => 2007-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6688 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0044/20090044159.pdf [firstpage_image] =>[orig_patent_app_number] => 11890951 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5523283 [patent_doc_number] => 20090031264 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-01-29 [patent_title] => 'System and method for finding electromigration, self heat and voltage drop violations of an integrated circuit when its design and electrical characterization are incomplete' [patent_app_type] => utility [patent_app_number] => 11/880611 [patent_app_country] => US [patent_app_date] => 2007-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4470 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0031/20090031264.pdf [firstpage_image] =>[orig_patent_app_number] => 11880611 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 47987 [patent_doc_number] => 07784016 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-08-24 [patent_title] => 'Method and system for context-specific mask writing' [patent_app_type] => utility [patent_app_number] => 11/781801 [patent_app_country] => US [patent_app_date] => 2007-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 11807 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/784/07784016.pdf [firstpage_image] =>[orig_patent_app_number] => 11781801 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4804896 [patent_doc_number] => 20080016485 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-17 [patent_title] => 'Mothod and system for designing a timing closure of an integrated circuit' [patent_app_type] => utility [patent_app_number] => 11/826723 [patent_app_country] => US [patent_app_date] => 2007-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4002 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0016/20080016485.pdf [firstpage_image] =>[orig_patent_app_number] => 11826723 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4802922 [patent_doc_number] => 20080014510 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-17 [patent_title] => 'PHOTOMASK DESIGNING APPARATUS, PHOTOMASK, PHOTOMASK DESIGNING METHOD, PHOTOMASK DESIGNING PROGRAM AND COMPUTER-READABLE STORAGE MEDIUM ON WHICH THE PHOTOMASK DESIGNING PROGRAM IS STORED' [patent_app_type] => utility [patent_app_number] => 11/777481 [patent_app_country] => US [patent_app_date] => 2007-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7065 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0014/20080014510.pdf [firstpage_image] =>[orig_patent_app_number] => 11777481 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 118494 [patent_doc_number] => 07716625 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-05-11 [patent_title] => 'Logic circuit and method of logic circuit design' [patent_app_type] => utility [patent_app_number] => 11/826281 [patent_app_country] => US [patent_app_date] => 2007-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 56 [patent_figures_cnt] => 80 [patent_no_of_words] => 20966 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 447 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/716/07716625.pdf [firstpage_image] =>[orig_patent_app_number] => 11826281 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5312128 [patent_doc_number] => 20090019409 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-01-15 [patent_title] => 'Method for Reducing Timing Libraries for Intra-Die Model in Statistical Static Timing Analysis' [patent_app_type] => utility [patent_app_number] => 11/777761 [patent_app_country] => US [patent_app_date] => 2007-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2387 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0019/20090019409.pdf [firstpage_image] =>[orig_patent_app_number] => 11777761 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4592938 [patent_doc_number] => 07853914 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-12-14 [patent_title] => 'Fanout-optimization during physical synthesis for placed circuit designs' [patent_app_type] => utility [patent_app_number] => 11/827531 [patent_app_country] => US [patent_app_date] => 2007-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8134 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/853/07853914.pdf [firstpage_image] =>[orig_patent_app_number] => 11827531 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4443760 [patent_doc_number] => 07900168 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-03-01 [patent_title] => 'Customizable synthesis of tunable parameters for code generation' [patent_app_type] => utility [patent_app_number] => 11/776891 [patent_app_country] => US [patent_app_date] => 2007-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6801 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/900/07900168.pdf [firstpage_image] =>[orig_patent_app_number] => 11776891 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4621781 [patent_doc_number] => 08001512 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-08-16 [patent_title] => 'Method and system for implementing context simulation' [patent_app_type] => utility [patent_app_number] => 11/768851 [patent_app_country] => US [patent_app_date] => 2007-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 19 [patent_no_of_words] => 7367 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 211 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/001/08001512.pdf [firstpage_image] =>[orig_patent_app_number] => 11768851 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4854676 [patent_doc_number] => 20080320420 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-25 [patent_title] => 'EFFICIENT CELL SWAPPING SYSTEM FOR LEAKAGE POWER REDUCTION IN A MULTI-THRESHOLD VOLTAGE PROCESS' [patent_app_type] => utility [patent_app_number] => 11/765691 [patent_app_country] => US [patent_app_date] => 2007-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4833 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0320/20080320420.pdf [firstpage_image] =>[orig_patent_app_number] => 11765691 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8194993 [patent_doc_number] => 08185859 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-05-22 [patent_title] => 'System and method to improve chip yield, reliability and performance' [patent_app_type] => utility [patent_app_number] => 11/763781 [patent_app_country] => US [patent_app_date] => 2007-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 3135 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/185/08185859.pdf [firstpage_image] =>[orig_patent_app_number] => 11763781 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4761356 [patent_doc_number] => 20080313582 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-18 [patent_title] => 'Accurate Transistor Modeling' [patent_app_type] => utility [patent_app_number] => 11/763301 [patent_app_country] => US [patent_app_date] => 2007-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 3711 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0313/20080313582.pdf [firstpage_image] =>[orig_patent_app_number] => 11763301 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4449106 [patent_doc_number] => 07865858 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-01-04 [patent_title] => 'Method, system, and article of manufacture for implementing metal-fill with power or ground connection' [patent_app_type] => utility [patent_app_number] => 11/760711 [patent_app_country] => US [patent_app_date] => 2007-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 5142 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/865/07865858.pdf [firstpage_image] =>[orig_patent_app_number] => 11760711 [rel_patent_id] =>[rel_patent_doc_number] =>)