
Jennifer Mehmood
Supervisory Patent Examiner (ID: 15735, Phone: (571)272-2976 , Office: P/2627 )
| Most Active Art Unit | 2612 |
| Art Unit(s) | 2627, 2600, 2636, 2612, 2689, 2664, 2681 |
| Total Applications | 624 |
| Issued Applications | 422 |
| Pending Applications | 34 |
| Abandoned Applications | 168 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17515687
[patent_doc_number] => 11294838
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-05
[patent_title] => Signaling mechanism for bus inversion
[patent_app_type] => utility
[patent_app_number] => 16/942564
[patent_app_country] => US
[patent_app_date] => 2020-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 19194
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16942564
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/942564 | Signaling mechanism for bus inversion | Jul 28, 2020 | Issued |
Array
(
[id] => 16615909
[patent_doc_number] => 20210034562
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-04
[patent_title] => INFORMATION INPUT DEVICE, METHOD, AND PROGRAM
[patent_app_type] => utility
[patent_app_number] => 16/918910
[patent_app_country] => US
[patent_app_date] => 2020-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6155
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16918910
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/918910 | Information input device, method, and computer-readable medium for operating a controller in different modes corresponding to different device drivers | Jun 30, 2020 | Issued |
Array
(
[id] => 17824603
[patent_doc_number] => 11429551
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-30
[patent_title] => Board of optical line terminal and optical line terminal
[patent_app_type] => utility
[patent_app_number] => 16/913818
[patent_app_country] => US
[patent_app_date] => 2020-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 8831
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 266
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16913818
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/913818 | Board of optical line terminal and optical line terminal | Jun 25, 2020 | Issued |
Array
(
[id] => 17046853
[patent_doc_number] => 11100034
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-08-24
[patent_title] => Dual integrated gate-driver with reverse current fault protection for USB Type-C and USB power delivery
[patent_app_type] => utility
[patent_app_number] => 16/911632
[patent_app_country] => US
[patent_app_date] => 2020-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10354
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 254
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16911632
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/911632 | Dual integrated gate-driver with reverse current fault protection for USB Type-C and USB power delivery | Jun 24, 2020 | Issued |
Array
(
[id] => 16363277
[patent_doc_number] => 20200320028
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-08
[patent_title] => INTEGRATED CIRCUIT WITH COMBINED INTERRUPT AND SERIAL DATA OUTPUT
[patent_app_type] => utility
[patent_app_number] => 16/909396
[patent_app_country] => US
[patent_app_date] => 2020-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4284
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16909396
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/909396 | Integrated circuit with combined interrupt and serial data output | Jun 22, 2020 | Issued |
Array
(
[id] => 17294232
[patent_doc_number] => 20210390071
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-16
[patent_title] => DRAM COMMAND STREAK MANAGEMENT
[patent_app_type] => utility
[patent_app_number] => 16/900632
[patent_app_country] => US
[patent_app_date] => 2020-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8824
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16900632
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/900632 | DRAM command streak management | Jun 11, 2020 | Issued |
Array
(
[id] => 16527465
[patent_doc_number] => 20200401545
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-24
[patent_title] => BUS SYSTEM AND METHOD OF CONTROLLING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/900213
[patent_app_country] => US
[patent_app_date] => 2020-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5196
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16900213
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/900213 | Bus system permitting parallel access by a master to a plurality of slaves and method of controlling the same | Jun 11, 2020 | Issued |
Array
(
[id] => 18506272
[patent_doc_number] => 11704086
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-18
[patent_title] => Fast activation during wake up in an audio system
[patent_app_type] => utility
[patent_app_number] => 16/894096
[patent_app_country] => US
[patent_app_date] => 2020-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 5031
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16894096
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/894096 | Fast activation during wake up in an audio system | Jun 4, 2020 | Issued |
Array
(
[id] => 18430464
[patent_doc_number] => 11675683
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-13
[patent_title] => Method, electronic device, and computer program product for monitoring storage system
[patent_app_type] => utility
[patent_app_number] => 16/888324
[patent_app_country] => US
[patent_app_date] => 2020-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4889
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16888324
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/888324 | Method, electronic device, and computer program product for monitoring storage system | May 28, 2020 | Issued |
Array
(
[id] => 17899361
[patent_doc_number] => 20220309023
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-29
[patent_title] => AN INTER-INTEGRATED CIRCUIT (I2C) APPARATUS
[patent_app_type] => utility
[patent_app_number] => 17/613298
[patent_app_country] => US
[patent_app_date] => 2020-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11802
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17613298
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/613298 | Inter-integrated circuit (I2C) apparatus | May 27, 2020 | Issued |
Array
(
[id] => 17128731
[patent_doc_number] => 20210303500
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-30
[patent_title] => SCALING PERFORMANCE IN A STORAGE SERVER WITH STORAGE DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/886713
[patent_app_country] => US
[patent_app_date] => 2020-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5728
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16886713
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/886713 | Scaling performance in a storage server with storage devices | May 27, 2020 | Issued |
Array
(
[id] => 18046771
[patent_doc_number] => 11520725
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-06
[patent_title] => Performance monitor for interconnection network in an integrated circuit
[patent_app_type] => utility
[patent_app_number] => 16/874724
[patent_app_country] => US
[patent_app_date] => 2020-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10864
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16874724
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/874724 | Performance monitor for interconnection network in an integrated circuit | May 14, 2020 | Issued |
Array
(
[id] => 16577474
[patent_doc_number] => 20210011875
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-14
[patent_title] => CONFIGURATION VIA HIGH SPEED SERIAL LINK
[patent_app_type] => utility
[patent_app_number] => 16/872246
[patent_app_country] => US
[patent_app_date] => 2020-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4029
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16872246
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/872246 | CONFIGURATION VIA HIGH SPEED SERIAL LINK | May 10, 2020 | Abandoned |
Array
(
[id] => 16690684
[patent_doc_number] => 20210073162
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-11
[patent_title] => DATA PROCESSING APPARATUS AND OPERATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/866857
[patent_app_country] => US
[patent_app_date] => 2020-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6526
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16866857
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/866857 | Data processing apparatus for arbitration of requests and operation method thereof | May 4, 2020 | Issued |
Array
(
[id] => 16508212
[patent_doc_number] => 20200387468
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-10
[patent_title] => Information Processing System And Computer-Readable Recording Medium Storing Program
[patent_app_type] => utility
[patent_app_number] => 16/861251
[patent_app_country] => US
[patent_app_date] => 2020-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6733
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16861251
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/861251 | Information Processing System And Computer-Readable Recording Medium Storing Program | Apr 28, 2020 | Abandoned |
Array
(
[id] => 18104177
[patent_doc_number] => 11544063
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-03
[patent_title] => Memory system and data processing system including the same
[patent_app_type] => utility
[patent_app_number] => 16/860850
[patent_app_country] => US
[patent_app_date] => 2020-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 17721
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16860850
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/860850 | Memory system and data processing system including the same | Apr 27, 2020 | Issued |
Array
(
[id] => 17046847
[patent_doc_number] => 11100028
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-08-24
[patent_title] => Programmable I/O switch/bridge chiplet
[patent_app_type] => utility
[patent_app_number] => 16/858871
[patent_app_country] => US
[patent_app_date] => 2020-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7466
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16858871
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/858871 | Programmable I/O switch/bridge chiplet | Apr 26, 2020 | Issued |
Array
(
[id] => 17515682
[patent_doc_number] => 11294833
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-05
[patent_title] => Exchange of data within a dynamic transponder, and corresponding transponder
[patent_app_type] => utility
[patent_app_number] => 16/853000
[patent_app_country] => US
[patent_app_date] => 2020-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 7682
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16853000
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/853000 | Exchange of data within a dynamic transponder, and corresponding transponder | Apr 19, 2020 | Issued |
Array
(
[id] => 16943001
[patent_doc_number] => 11055243
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-07-06
[patent_title] => Hierarchical bandwidth allocation bus arbiter
[patent_app_type] => utility
[patent_app_number] => 16/852537
[patent_app_country] => US
[patent_app_date] => 2020-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5778
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16852537
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/852537 | Hierarchical bandwidth allocation bus arbiter | Apr 18, 2020 | Issued |
Array
(
[id] => 17146266
[patent_doc_number] => 20210314279
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-07
[patent_title] => COMPLETE AUTOZONING IN FIBRE CHANNEL SANS
[patent_app_type] => utility
[patent_app_number] => 16/839486
[patent_app_country] => US
[patent_app_date] => 2020-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6985
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16839486
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/839486 | Complete autozoning in fibre channel SANs | Apr 2, 2020 | Issued |