
Jeremy C. Norris
Examiner (ID: 7122, Phone: (571)272-1932 , Office: P/2847 )
| Most Active Art Unit | 2847 |
| Art Unit(s) | 2847, 2841, 2835, 2827, 2831 |
| Total Applications | 2133 |
| Issued Applications | 1816 |
| Pending Applications | 90 |
| Abandoned Applications | 249 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5419198
[patent_doc_number] => 20090145652
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-11
[patent_title] => 'PRINTED WIRING BOARD AND ITS MANUFACTURING METHOD'
[patent_app_type] => utility
[patent_app_number] => 12/239306
[patent_app_country] => US
[patent_app_date] => 2008-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 48
[patent_figures_cnt] => 48
[patent_no_of_words] => 43433
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 22
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0145/20090145652.pdf
[firstpage_image] =>[orig_patent_app_number] => 12239306
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/239306 | Printed wiring board and its manufacturing method | Sep 25, 2008 | Issued |
Array
(
[id] => 6549461
[patent_doc_number] => 20100288538
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-11-18
[patent_title] => 'Flakes Made of Materials Such as Glass'
[patent_app_type] => utility
[patent_app_number] => 12/679890
[patent_app_country] => US
[patent_app_date] => 2008-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2935
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0288/20100288538.pdf
[firstpage_image] =>[orig_patent_app_number] => 12679890
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/679890 | Flakes made of materials such as glass | Sep 23, 2008 | Issued |
Array
(
[id] => 5293203
[patent_doc_number] => 20090008129
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-08
[patent_title] => 'COOLING OF SUBSTRATE USING INTERPOSER CHANNELS'
[patent_app_type] => utility
[patent_app_number] => 12/212925
[patent_app_country] => US
[patent_app_date] => 2008-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7108
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0008/20090008129.pdf
[firstpage_image] =>[orig_patent_app_number] => 12212925
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/212925 | Cooling of substrate using interposer channels | Sep 17, 2008 | Issued |
Array
(
[id] => 7556446
[patent_doc_number] => 08068350
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-11-29
[patent_title] => 'Sheet metal member, information display apparatus, and panel unit manufacturing method'
[patent_app_type] => utility
[patent_app_number] => 12/230386
[patent_app_country] => US
[patent_app_date] => 2008-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 20
[patent_no_of_words] => 6659
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/068/08068350.pdf
[firstpage_image] =>[orig_patent_app_number] => 12230386
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/230386 | Sheet metal member, information display apparatus, and panel unit manufacturing method | Aug 27, 2008 | Issued |
Array
(
[id] => 5542104
[patent_doc_number] => 20090151981
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-18
[patent_title] => 'GAP FREE ANCHORED CONDUCTOR AND DIELECTRIC STRUCTURE AND METHOD FOR FABRICATION THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/190814
[patent_app_country] => US
[patent_app_date] => 2008-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3081
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0151/20090151981.pdf
[firstpage_image] =>[orig_patent_app_number] => 12190814
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/190814 | Gap free anchored conductor and dielectric structure and method for fabrication thereof | Aug 12, 2008 | Issued |
Array
(
[id] => 5267932
[patent_doc_number] => 20090071707
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-19
[patent_title] => 'Multilayer substrate with interconnection vias and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/228537
[patent_app_country] => US
[patent_app_date] => 2008-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6745
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0071/20090071707.pdf
[firstpage_image] =>[orig_patent_app_number] => 12228537
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/228537 | Multilayer substrate with interconnection vias and method of manufacturing the same | Aug 12, 2008 | Abandoned |
Array
(
[id] => 4756698
[patent_doc_number] => 20080308923
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-18
[patent_title] => 'HIGH PERFORMANCE CHIP CARRIER SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 12/186767
[patent_app_country] => US
[patent_app_date] => 2008-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4172
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0308/20080308923.pdf
[firstpage_image] =>[orig_patent_app_number] => 12186767
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/186767 | High performance chip carrier substrate | Aug 5, 2008 | Issued |
Array
(
[id] => 8177930
[patent_doc_number] => 08178788
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-05-15
[patent_title] => 'Electronic component package'
[patent_app_type] => utility
[patent_app_number] => 12/222115
[patent_app_country] => US
[patent_app_date] => 2008-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 21
[patent_no_of_words] => 8549
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/178/08178788.pdf
[firstpage_image] =>[orig_patent_app_number] => 12222115
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/222115 | Electronic component package | Jul 31, 2008 | Issued |
Array
(
[id] => 5293202
[patent_doc_number] => 20090008128
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-08
[patent_title] => 'ELECTRONIC APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 12/184119
[patent_app_country] => US
[patent_app_date] => 2008-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 16605
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0008/20090008128.pdf
[firstpage_image] =>[orig_patent_app_number] => 12184119
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/184119 | ELECTRONIC APPARATUS | Jul 30, 2008 | Abandoned |
Array
(
[id] => 4516777
[patent_doc_number] => 07910837
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-03-22
[patent_title] => 'Circuit board, electronic device and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/180831
[patent_app_country] => US
[patent_app_date] => 2008-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 22
[patent_no_of_words] => 6528
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/910/07910837.pdf
[firstpage_image] =>[orig_patent_app_number] => 12180831
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/180831 | Circuit board, electronic device and method for manufacturing the same | Jul 27, 2008 | Issued |
Array
(
[id] => 4904
[patent_doc_number] => 07816608
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-10-19
[patent_title] => 'CTS and inspecting method thereof'
[patent_app_type] => utility
[patent_app_number] => 12/177339
[patent_app_country] => US
[patent_app_date] => 2008-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 1908
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/816/07816608.pdf
[firstpage_image] =>[orig_patent_app_number] => 12177339
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/177339 | CTS and inspecting method thereof | Jul 21, 2008 | Issued |
Array
(
[id] => 4835747
[patent_doc_number] => 20080277154
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-13
[patent_title] => 'PROCESS FOR MAKING STUBLESS PRINTED CIRCUIT BOARDS'
[patent_app_type] => utility
[patent_app_number] => 12/176615
[patent_app_country] => US
[patent_app_date] => 2008-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3894
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0277/20080277154.pdf
[firstpage_image] =>[orig_patent_app_number] => 12176615
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/176615 | Process for making stubless printed circuit boards | Jul 20, 2008 | Issued |
Array
(
[id] => 8202494
[patent_doc_number] => 08188374
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-05-29
[patent_title] => 'Circuit obfuscation'
[patent_app_type] => utility
[patent_app_number] => 12/174204
[patent_app_country] => US
[patent_app_date] => 2008-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 4256
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/188/08188374.pdf
[firstpage_image] =>[orig_patent_app_number] => 12174204
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/174204 | Circuit obfuscation | Jul 15, 2008 | Issued |
Array
(
[id] => 7997783
[patent_doc_number] => 08080739
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-12-20
[patent_title] => 'Signal connecting component'
[patent_app_type] => utility
[patent_app_number] => 12/170635
[patent_app_country] => US
[patent_app_date] => 2008-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2638
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/080/08080739.pdf
[firstpage_image] =>[orig_patent_app_number] => 12170635
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/170635 | Signal connecting component | Jul 9, 2008 | Issued |
Array
(
[id] => 4788896
[patent_doc_number] => 20080289869
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-27
[patent_title] => 'Novel via structure for improving signal integrity'
[patent_app_type] => utility
[patent_app_number] => 12/169701
[patent_app_country] => US
[patent_app_date] => 2008-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5462
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0289/20080289869.pdf
[firstpage_image] =>[orig_patent_app_number] => 12169701
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/169701 | Novel via structure for improving signal integrity | Jul 8, 2008 | Abandoned |
Array
(
[id] => 4855836
[patent_doc_number] => 20080264686
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-30
[patent_title] => 'MULTILAYER PRINTED WIRING BOARD WITH FILLED VIAHOLE STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 12/164710
[patent_app_country] => US
[patent_app_date] => 2008-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 15011
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0264/20080264686.pdf
[firstpage_image] =>[orig_patent_app_number] => 12164710
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/164710 | Multilayer printed wiring board with filled viahole structure | Jun 29, 2008 | Issued |
Array
(
[id] => 4521794
[patent_doc_number] => 07886435
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-02-15
[patent_title] => 'High performance chip carrier substrate'
[patent_app_type] => utility
[patent_app_number] => 12/164478
[patent_app_country] => US
[patent_app_date] => 2008-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 4221
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/886/07886435.pdf
[firstpage_image] =>[orig_patent_app_number] => 12164478
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/164478 | High performance chip carrier substrate | Jun 29, 2008 | Issued |
Array
(
[id] => 4789369
[patent_doc_number] => 20080290342
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-27
[patent_title] => 'METHODS AND APPARATUS FOR A FLEXIBLE CIRCUIT INTERPOSER'
[patent_app_type] => utility
[patent_app_number] => 12/165203
[patent_app_country] => US
[patent_app_date] => 2008-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2993
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0290/20080290342.pdf
[firstpage_image] =>[orig_patent_app_number] => 12165203
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/165203 | Methods and apparatus for a flexible circuit interposer | Jun 29, 2008 | Issued |
Array
(
[id] => 5460926
[patent_doc_number] => 20090321126
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-31
[patent_title] => 'Concentric Vias In Electronic Substrate'
[patent_app_type] => utility
[patent_app_number] => 12/163028
[patent_app_country] => US
[patent_app_date] => 2008-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2573
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0321/20090321126.pdf
[firstpage_image] =>[orig_patent_app_number] => 12163028
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/163028 | Concentric vias in electronic substrate | Jun 26, 2008 | Issued |
Array
(
[id] => 7492051
[patent_doc_number] => 08030577
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-10-04
[patent_title] => 'Printed wiring board and method for producing the same'
[patent_app_type] => utility
[patent_app_number] => 12/146105
[patent_app_country] => US
[patent_app_date] => 2008-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 50
[patent_figures_cnt] => 50
[patent_no_of_words] => 60411
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/030/08030577.pdf
[firstpage_image] =>[orig_patent_app_number] => 12146105
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/146105 | Printed wiring board and method for producing the same | Jun 24, 2008 | Issued |