Jeremy C. Norris

Array ( [id] => 4835746 [patent_doc_number] => 20080277153 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-11-13 [patent_title] => 'System and Method for Capacitive Coupled VIA Structures in Information Handling System Circuit Boards' [patent_app_type] => utility [patent_app_number] => 11/931698 [patent_app_country] => US [patent_app_date] => 2007-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2407 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0277/20080277153.pdf [firstpage_image] =>[orig_patent_app_number] => 11931698 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4937752 [patent_doc_number] => 20080075070 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-27 [patent_title] => 'Circuit board through-hole impedance tuning using clearance size variations' [patent_app_type] => utility [patent_app_number] => 11/978810 [patent_app_country] => US [patent_app_date] => 2007-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 13849 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0075/20080075070.pdf [firstpage_image] =>[orig_patent_app_number] => 11978810 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4918642 [patent_doc_number] => 20080066951 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-20 [patent_title] => 'Multi-Dielectric material circuit board supporting high-speed and low-speed signaling' [patent_app_type] => utility [patent_app_number] => 11/978808 [patent_app_country] => US [patent_app_date] => 2007-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 13849 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0066/20080066951.pdf [firstpage_image] =>[orig_patent_app_number] => 11978808 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4822527 [patent_doc_number] => 20080123041 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-29 [patent_title] => 'ELECTRODE, DEVICE AND ELECTRONIC APPARATUS HAVING THE DEVICE' [patent_app_type] => utility [patent_app_number] => 11/928411 [patent_app_country] => US [patent_app_date] => 2007-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 8558 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0123/20080123041.pdf [firstpage_image] =>[orig_patent_app_number] => 11928411 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4890138 [patent_doc_number] => 20080099234 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-01 [patent_title] => 'ELECTRONIC MODULE WITH DUAL CONNECTIVITY' [patent_app_type] => utility [patent_app_number] => 11/923723 [patent_app_country] => US [patent_app_date] => 2007-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2140 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0099/20080099234.pdf [firstpage_image] =>[orig_patent_app_number] => 11923723 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5327231 [patent_doc_number] => 20090107708 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-30 [patent_title] => 'ELECTRONIC PARTS SUBSTRATE AND METHOD FOR MANUFACTURING THE SAME' [patent_app_type] => utility [patent_app_number] => 11/923509 [patent_app_country] => US [patent_app_date] => 2007-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 4717 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0107/20090107708.pdf [firstpage_image] =>[orig_patent_app_number] => 11923509 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7978271 [patent_doc_number] => 08071883 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-12-06 [patent_title] => 'Flex-rigid wiring board including flexible substrate and non-flexible substrate and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/876413 [patent_app_country] => US [patent_app_date] => 2007-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 36 [patent_no_of_words] => 6855 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/071/08071883.pdf [firstpage_image] =>[orig_patent_app_number] => 11876413 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4857974 [patent_doc_number] => 20080266824 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-30 [patent_title] => 'PAD AND CIRCUIT BOARD, ELECTRONIC DEVICE USING SAME' [patent_app_type] => utility [patent_app_number] => 11/875133 [patent_app_country] => US [patent_app_date] => 2007-10-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1532 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0266/20080266824.pdf [firstpage_image] =>[orig_patent_app_number] => 11875133 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4730206 [patent_doc_number] => 20080047744 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-02-28 [patent_title] => 'Multi-layer wiring board' [patent_app_type] => utility [patent_app_number] => 11/974335 [patent_app_country] => US [patent_app_date] => 2007-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 3543 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0047/20080047744.pdf [firstpage_image] =>[orig_patent_app_number] => 11974335 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 221242 [patent_doc_number] => 07608788 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-10-27 [patent_title] => 'Plating buss and a method of use thereof' [patent_app_type] => utility [patent_app_number] => 11/869204 [patent_app_country] => US [patent_app_date] => 2007-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 3173 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/608/07608788.pdf [firstpage_image] =>[orig_patent_app_number] => 11869204 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8340451 [patent_doc_number] => 08242381 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-14 [patent_title] => 'Chip-level through hole structure of electronic package' [patent_app_type] => utility [patent_app_number] => 11/856223 [patent_app_country] => US [patent_app_date] => 2007-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 1855 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11856223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7550979 [patent_doc_number] => 08063312 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-11-22 [patent_title] => 'Wired circuit board and producing method thereof' [patent_app_type] => utility [patent_app_number] => 11/898503 [patent_app_country] => US [patent_app_date] => 2007-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 8352 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/063/08063312.pdf [firstpage_image] =>[orig_patent_app_number] => 11898503 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4883252 [patent_doc_number] => 20080257584 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-23 [patent_title] => 'Multilayer wiring board' [patent_app_type] => utility [patent_app_number] => 11/900428 [patent_app_country] => US [patent_app_date] => 2007-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3362 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0257/20080257584.pdf [firstpage_image] =>[orig_patent_app_number] => 11900428 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4935793 [patent_doc_number] => 20080073107 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-27 [patent_title] => 'Printed Circuit Board' [patent_app_type] => utility [patent_app_number] => 11/854012 [patent_app_country] => US [patent_app_date] => 2007-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4698 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0073/20080073107.pdf [firstpage_image] =>[orig_patent_app_number] => 11854012 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8115345 [patent_doc_number] => 08158891 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-04-17 [patent_title] => 'Circuit board structure and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/898103 [patent_app_country] => US [patent_app_date] => 2007-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 19 [patent_no_of_words] => 3412 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/158/08158891.pdf [firstpage_image] =>[orig_patent_app_number] => 11898103 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8270652 [patent_doc_number] => 08212153 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-03 [patent_title] => 'Circuit board and manufacturing method of the circuit board' [patent_app_type] => utility [patent_app_number] => 11/898019 [patent_app_country] => US [patent_app_date] => 2007-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 6510 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11898019 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4929906 [patent_doc_number] => 20080000681 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-03 [patent_title] => 'Printed wiring board' [patent_app_type] => utility [patent_app_number] => 11/896520 [patent_app_country] => US [patent_app_date] => 2007-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2054 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0000/20080000681.pdf [firstpage_image] =>[orig_patent_app_number] => 11896520 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4909461 [patent_doc_number] => 20080020227 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-24 [patent_title] => ' Method To Build Robust Mechanical Structures On Substrate Surfaces' [patent_app_type] => utility [patent_app_number] => 11/835136 [patent_app_country] => US [patent_app_date] => 2007-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4995 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0020/20080020227.pdf [firstpage_image] =>[orig_patent_app_number] => 11835136 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7527709 [patent_doc_number] => 08044301 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-10-25 [patent_title] => 'Printed circuit board provided with heat circulating medium and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/777029 [patent_app_country] => US [patent_app_date] => 2007-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2739 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/044/08044301.pdf [firstpage_image] =>[orig_patent_app_number] => 11777029 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4660375 [patent_doc_number] => 20080251282 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-16 [patent_title] => 'HIGHLY THERMALLY CONDUCTIVE CIRCUIT SUBSTRATE' [patent_app_type] => utility [patent_app_number] => 11/775274 [patent_app_country] => US [patent_app_date] => 2007-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2111 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0251/20080251282.pdf [firstpage_image] =>[orig_patent_app_number] => 11775274 [rel_patent_id] =>[rel_patent_doc_number] =>)