Jeremy C. Norris

Array ( [id] => 4434661 [patent_doc_number] => 07897878 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-03-01 [patent_title] => 'Compliant penetrating packaging interconnect' [patent_app_type] => utility [patent_app_number] => 11/627430 [patent_app_country] => US [patent_app_date] => 2007-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2325 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/897/07897878.pdf [firstpage_image] =>[orig_patent_app_number] => 11627430 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4987088 [patent_doc_number] => 20070153426 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-05 [patent_title] => 'Recording disk drive capable of suppressing vibration of flexible printed circuit board' [patent_app_type] => utility [patent_app_number] => 11/698034 [patent_app_country] => US [patent_app_date] => 2007-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6300 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0153/20070153426.pdf [firstpage_image] =>[orig_patent_app_number] => 11698034 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8006587 [patent_doc_number] => 08084695 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-12-27 [patent_title] => 'Via structure for improving signal integrity' [patent_app_type] => utility [patent_app_number] => 11/651338 [patent_app_country] => US [patent_app_date] => 2007-01-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 29 [patent_no_of_words] => 5537 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/084/08084695.pdf [firstpage_image] =>[orig_patent_app_number] => 11651338 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 558787 [patent_doc_number] => 07454833 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-11-25 [patent_title] => 'High performance chip carrier substrate' [patent_app_type] => utility [patent_app_number] => 11/651631 [patent_app_country] => US [patent_app_date] => 2007-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 4202 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/454/07454833.pdf [firstpage_image] =>[orig_patent_app_number] => 11651631 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5213111 [patent_doc_number] => 20070102191 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-10 [patent_title] => 'Method of manufacturing multilayer wiring substrate, and multilayer wiring substrate' [patent_app_type] => utility [patent_app_number] => 11/644143 [patent_app_country] => US [patent_app_date] => 2006-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 10592 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0102/20070102191.pdf [firstpage_image] =>[orig_patent_app_number] => 11644143 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8770259 [patent_doc_number] => 08424200 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-04-23 [patent_title] => 'Conducting nanotubes or nanostructures based composites, method of making them and applications' [patent_app_type] => utility [patent_app_number] => 12/098000 [patent_app_country] => US [patent_app_date] => 2006-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 3340 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12098000 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 102832 [patent_doc_number] => 07728234 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-06-01 [patent_title] => 'Coreless thin substrate with embedded circuits in dielectric layers and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/610309 [patent_app_country] => US [patent_app_date] => 2006-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 2643 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/728/07728234.pdf [firstpage_image] =>[orig_patent_app_number] => 11610309 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5019585 [patent_doc_number] => 20070145551 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-28 [patent_title] => 'Semiconductor Package and Manufacturing Method Therefor' [patent_app_type] => utility [patent_app_number] => 11/567804 [patent_app_country] => US [patent_app_date] => 2006-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 4985 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0145/20070145551.pdf [firstpage_image] =>[orig_patent_app_number] => 11567804 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5018800 [patent_doc_number] => 20070144765 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-28 [patent_title] => 'Power supply line for cryogenic electrical systems' [patent_app_type] => utility [patent_app_number] => 11/633617 [patent_app_country] => US [patent_app_date] => 2006-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2317 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0144/20070144765.pdf [firstpage_image] =>[orig_patent_app_number] => 11633617 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4905 [patent_doc_number] => 07816609 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-10-19 [patent_title] => 'Wired circuit board' [patent_app_type] => utility [patent_app_number] => 11/607037 [patent_app_country] => US [patent_app_date] => 2006-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 5891 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/816/07816609.pdf [firstpage_image] =>[orig_patent_app_number] => 11607037 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 152477 [patent_doc_number] => 07679001 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-16 [patent_title] => 'Circuit board and method of manufacture thereof' [patent_app_type] => utility [patent_app_number] => 11/565715 [patent_app_country] => US [patent_app_date] => 2006-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 5794 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/679/07679001.pdf [firstpage_image] =>[orig_patent_app_number] => 11565715 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4825306 [patent_doc_number] => 20080124528 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-29 [patent_title] => 'PRINTED ELECTRONIC DEVICE AND METHODS OF DETERMINING THE ELECTRICAL VALUE THEREOF' [patent_app_type] => utility [patent_app_number] => 11/564703 [patent_app_country] => US [patent_app_date] => 2006-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2648 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20080124528.pdf [firstpage_image] =>[orig_patent_app_number] => 11564703 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5037009 [patent_doc_number] => 20070089291 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-26 [patent_title] => 'Electronic part mounting substrate and method for producing same' [patent_app_type] => utility [patent_app_number] => 11/605723 [patent_app_country] => US [patent_app_date] => 2006-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4971 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0089/20070089291.pdf [firstpage_image] =>[orig_patent_app_number] => 11605723 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5092594 [patent_doc_number] => 20070114203 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-24 [patent_title] => 'High density printed circuit board and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/599435 [patent_app_country] => US [patent_app_date] => 2006-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3739 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0114/20070114203.pdf [firstpage_image] =>[orig_patent_app_number] => 11599435 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4900609 [patent_doc_number] => 20080110020 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-15 [patent_title] => 'STRIPLINE FLEX CIRCUIT' [patent_app_type] => utility [patent_app_number] => 11/558615 [patent_app_country] => US [patent_app_date] => 2006-11-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2919 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0110/20080110020.pdf [firstpage_image] =>[orig_patent_app_number] => 11558615 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5158561 [patent_doc_number] => 20070171605 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-26 [patent_title] => 'LATCH MECHANISM FOR FOLDABLE ELECTRONIC DEVICE' [patent_app_type] => utility [patent_app_number] => 11/556177 [patent_app_country] => US [patent_app_date] => 2006-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1354 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0171/20070171605.pdf [firstpage_image] =>[orig_patent_app_number] => 11556177 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4819756 [patent_doc_number] => 20080121416 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-29 [patent_title] => 'Multilayer Printed Wiring Board And Manufacturing Method For Same' [patent_app_type] => utility [patent_app_number] => 11/666607 [patent_app_country] => US [patent_app_date] => 2006-10-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 11043 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0121/20080121416.pdf [firstpage_image] =>[orig_patent_app_number] => 11666607 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4980570 [patent_doc_number] => 20070085126 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-19 [patent_title] => 'Circuit board structure and dielectric layer structure thereof' [patent_app_type] => utility [patent_app_number] => 11/544211 [patent_app_country] => US [patent_app_date] => 2006-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3108 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0085/20070085126.pdf [firstpage_image] =>[orig_patent_app_number] => 11544211 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 587754 [patent_doc_number] => 07442878 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-28 [patent_title] => 'Low stress conductive polymer bump' [patent_app_type] => utility [patent_app_number] => 11/538823 [patent_app_country] => US [patent_app_date] => 2006-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2361 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/442/07442878.pdf [firstpage_image] =>[orig_patent_app_number] => 11538823 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5021048 [patent_doc_number] => 20070147014 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-28 [patent_title] => 'Circuit Board Structure Having Capacitor Array and Embedded Electronic Component and Method for Fabricating the Same' [patent_app_type] => utility [patent_app_number] => 11/537417 [patent_app_country] => US [patent_app_date] => 2006-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3088 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0147/20070147014.pdf [firstpage_image] =>[orig_patent_app_number] => 11537417 [rel_patent_id] =>[rel_patent_doc_number] =>)