Jeremy S. Cerullo

Array ( [id] => 4730301 [patent_doc_number] => 20080209092 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-08-28 [patent_title] => 'METHOD AND SYSTEM FOR INTERFACING A PLURALITY OF MEMORY DEVICES USING AN MMC/SD PROTOCOL' [patent_app_type] => utility [patent_app_number] => 12/034053 [patent_app_country] => US [patent_app_date] => 2008-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5450 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0209/20080209092.pdf [firstpage_image] =>[orig_patent_app_number] => 12034053 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4606327 [patent_doc_number] => 07987313 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-07-26 [patent_title] => 'Circuit of on-chip network having four-node ring switch structure' [patent_app_type] => utility [patent_app_number] => 12/068752 [patent_app_country] => US [patent_app_date] => 2008-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 25 [patent_no_of_words] => 2505 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 222 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/987/07987313.pdf [firstpage_image] =>[orig_patent_app_number] => 12068752 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7768058 [patent_doc_number] => 08117370 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-14 [patent_title] => 'IC for handheld computing unit of a computing device' [patent_app_type] => utility [patent_app_number] => 12/026689 [patent_app_country] => US [patent_app_date] => 2008-02-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 41 [patent_figures_cnt] => 47 [patent_no_of_words] => 30912 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 357 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/117/08117370.pdf [firstpage_image] =>[orig_patent_app_number] => 12026689 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 137170 [patent_doc_number] => 07698489 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-04-13 [patent_title] => 'Method for dynamically turning off bus signals into a GPU' [patent_app_type] => utility [patent_app_number] => 12/025704 [patent_app_country] => US [patent_app_date] => 2008-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2901 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/698/07698489.pdf [firstpage_image] =>[orig_patent_app_number] => 12025704 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5454473 [patent_doc_number] => 20090070510 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-12 [patent_title] => 'PROCESSOR SELECTION FOR AN INTERRUPT BASED ON WILLINGNESS TO ACCEPT THE INTERRUPT AND ON PRIORITY' [patent_app_type] => utility [patent_app_number] => 11/966356 [patent_app_country] => US [patent_app_date] => 2007-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4017 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0070/20090070510.pdf [firstpage_image] =>[orig_patent_app_number] => 11966356 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4558301 [patent_doc_number] => 07877536 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-01-25 [patent_title] => 'Scalable distributed routing scheme for PCI express switches' [patent_app_type] => utility [patent_app_number] => 11/964609 [patent_app_country] => US [patent_app_date] => 2007-12-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 4114 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/877/07877536.pdf [firstpage_image] =>[orig_patent_app_number] => 11964609 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4808931 [patent_doc_number] => 20080172509 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-17 [patent_title] => 'DATA PROCESSOR AND SEMICONDUCTOR INTEGRATED CIRCUITS' [patent_app_type] => utility [patent_app_number] => 11/960686 [patent_app_country] => US [patent_app_date] => 2007-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6205 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0172/20080172509.pdf [firstpage_image] =>[orig_patent_app_number] => 11960686 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 254412 [patent_doc_number] => 07581055 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-08-25 [patent_title] => 'Multiple processor system and method including multiple memory hub modules' [patent_app_type] => utility [patent_app_number] => 12/002849 [patent_app_country] => US [patent_app_date] => 2007-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 3909 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/581/07581055.pdf [firstpage_image] =>[orig_patent_app_number] => 12002849 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4443152 [patent_doc_number] => 07899970 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-03-01 [patent_title] => 'Connectivity hub with a stationary base station and a removable second hub' [patent_app_type] => utility [patent_app_number] => 11/951279 [patent_app_country] => US [patent_app_date] => 2007-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 5522 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 415 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/899/07899970.pdf [firstpage_image] =>[orig_patent_app_number] => 11951279 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4712818 [patent_doc_number] => 20080301344 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-04 [patent_title] => 'SYSTEM FOR EXPANDABLY CONNECTING ELECTRONIC DEVICES' [patent_app_type] => utility [patent_app_number] => 11/942725 [patent_app_country] => US [patent_app_date] => 2007-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1373 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0301/20080301344.pdf [firstpage_image] =>[orig_patent_app_number] => 11942725 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4905708 [patent_doc_number] => 20080115122 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-15 [patent_title] => 'UPDATING FIXTURE FOR BIOS IN COMPUTER SYSTEM' [patent_app_type] => utility [patent_app_number] => 11/938767 [patent_app_country] => US [patent_app_date] => 2007-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2335 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0115/20080115122.pdf [firstpage_image] =>[orig_patent_app_number] => 11938767 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5266755 [patent_doc_number] => 20090119440 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-07 [patent_title] => 'SELF-CONFIGURING BUS FOR CONNECTING ELECTRONIC DEVICES' [patent_app_type] => utility [patent_app_number] => 11/934134 [patent_app_country] => US [patent_app_date] => 2007-11-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3051 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0119/20090119440.pdf [firstpage_image] =>[orig_patent_app_number] => 11934134 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4527198 [patent_doc_number] => 07934032 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-04-26 [patent_title] => 'Interface for establishing operability between a processor module and input/output (I/O) modules' [patent_app_type] => utility [patent_app_number] => 11/864140 [patent_app_country] => US [patent_app_date] => 2007-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5966 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/934/07934032.pdf [firstpage_image] =>[orig_patent_app_number] => 11864140 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4462265 [patent_doc_number] => 07895387 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-02-22 [patent_title] => 'Devices and methods for sharing common target device with two different hosts according to common communication protocol' [patent_app_type] => utility [patent_app_number] => 11/904758 [patent_app_country] => US [patent_app_date] => 2007-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 26 [patent_no_of_words] => 9087 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 42 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/895/07895387.pdf [firstpage_image] =>[orig_patent_app_number] => 11904758 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 200787 [patent_doc_number] => 07640384 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-12-29 [patent_title] => 'Queued locks using monitor-memory wait' [patent_app_type] => utility [patent_app_number] => 11/903249 [patent_app_country] => US [patent_app_date] => 2007-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 8550 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/640/07640384.pdf [firstpage_image] =>[orig_patent_app_number] => 11903249 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4754680 [patent_doc_number] => 20080162756 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-03 [patent_title] => 'METHOD AND APPARATUS FOR COMMUNICATION BETWEEN UNIVERSAL SERIAL BUS (USB) HOST AND USB DEVICE' [patent_app_type] => utility [patent_app_number] => 11/852569 [patent_app_country] => US [patent_app_date] => 2007-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4560 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0162/20080162756.pdf [firstpage_image] =>[orig_patent_app_number] => 11852569 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 188511 [patent_doc_number] => 07647441 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-01-12 [patent_title] => 'Communications system and method with multilevel connection identification' [patent_app_type] => utility [patent_app_number] => 11/881526 [patent_app_country] => US [patent_app_date] => 2007-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 9893 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/647/07647441.pdf [firstpage_image] =>[orig_patent_app_number] => 11881526 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4654740 [patent_doc_number] => 20080023600 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-31 [patent_title] => 'System and Method for Mounting User Interface Devices' [patent_app_type] => utility [patent_app_number] => 11/828193 [patent_app_country] => US [patent_app_date] => 2007-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 8310 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0023/20080023600.pdf [firstpage_image] =>[orig_patent_app_number] => 11828193 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7756381 [patent_doc_number] => 08112568 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2012-02-07 [patent_title] => 'Cable presence detection system' [patent_app_type] => utility [patent_app_number] => 11/879897 [patent_app_country] => US [patent_app_date] => 2007-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3191 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/112/08112568.pdf [firstpage_image] =>[orig_patent_app_number] => 11879897 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 146461 [patent_doc_number] => 07689758 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-30 [patent_title] => 'Dual bus matrix architecture for micro-controllers' [patent_app_type] => utility [patent_app_number] => 11/776916 [patent_app_country] => US [patent_app_date] => 2007-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2721 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/689/07689758.pdf [firstpage_image] =>[orig_patent_app_number] => 11776916 [rel_patent_id] =>[rel_patent_doc_number] =>)