Jerome D Goldberg
Examiner (ID: 13662)
Most Active Art Unit | 1205 |
Art Unit(s) | 1202, 1802, 1201, 1205, 1302, 1614, 1803 |
Total Applications | 2122 |
Issued Applications | 1408 |
Pending Applications | 76 |
Abandoned Applications | 638 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 1430956
[patent_doc_number] => 06507879
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-01-14
[patent_title] => 'Apparatus for configuration devices on a communications channel'
[patent_app_type] => B1
[patent_app_number] => 09/248559
[patent_app_country] => US
[patent_app_date] => 1999-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3765
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/507/06507879.pdf
[firstpage_image] =>[orig_patent_app_number] => 09248559
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/248559 | Apparatus for configuration devices on a communications channel | Feb 10, 1999 | Issued |
Array
(
[id] => 1066643
[patent_doc_number] => 06851001
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-02-01
[patent_title] => 'Address remapping for a bus'
[patent_app_type] => utility
[patent_app_number] => 09/247795
[patent_app_country] => US
[patent_app_date] => 1999-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 4431
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/851/06851001.pdf
[firstpage_image] =>[orig_patent_app_number] => 09247795
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/247795 | Address remapping for a bus | Feb 7, 1999 | Issued |
Array
(
[id] => 4424938
[patent_doc_number] => 06230275
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-05-08
[patent_title] => 'Circuit for powering down unused configuration bits to minimize power consumption'
[patent_app_type] => 1
[patent_app_number] => 9/232053
[patent_app_country] => US
[patent_app_date] => 1999-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2575
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/230/06230275.pdf
[firstpage_image] =>[orig_patent_app_number] => 232053
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/232053 | Circuit for powering down unused configuration bits to minimize power consumption | Jan 14, 1999 | Issued |
Array
(
[id] => 4387885
[patent_doc_number] => 06275883
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-08-14
[patent_title] => 'Contention-free signaling scheme for shared control signals'
[patent_app_type] => 1
[patent_app_number] => 9/231730
[patent_app_country] => US
[patent_app_date] => 1999-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3649
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/275/06275883.pdf
[firstpage_image] =>[orig_patent_app_number] => 231730
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/231730 | Contention-free signaling scheme for shared control signals | Jan 14, 1999 | Issued |
Array
(
[id] => 4403764
[patent_doc_number] => 06263392
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-07-17
[patent_title] => 'Method and apparatus for interfacing multiple peripheral devices to a host computer'
[patent_app_type] => 1
[patent_app_number] => 9/225160
[patent_app_country] => US
[patent_app_date] => 1999-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5699
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 259
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/263/06263392.pdf
[firstpage_image] =>[orig_patent_app_number] => 225160
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/225160 | Method and apparatus for interfacing multiple peripheral devices to a host computer | Jan 3, 1999 | Issued |
Array
(
[id] => 1459966
[patent_doc_number] => 06463494
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-08
[patent_title] => 'Method and system for implementing control signals on a low pin count bus'
[patent_app_type] => B1
[patent_app_number] => 09/223302
[patent_app_country] => US
[patent_app_date] => 1998-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9767
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/463/06463494.pdf
[firstpage_image] =>[orig_patent_app_number] => 09223302
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/223302 | Method and system for implementing control signals on a low pin count bus | Dec 29, 1998 | Issued |
09/221008 | UPDATING TERMINATION FOR A BUS | Dec 22, 1998 | Abandoned |
Array
(
[id] => 4370770
[patent_doc_number] => 06216183
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-04-10
[patent_title] => 'Apparatus and method for securing information entered upon an input device coupled to a universal serial bus'
[patent_app_type] => 1
[patent_app_number] => 9/196508
[patent_app_country] => US
[patent_app_date] => 1998-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 5140
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/216/06216183.pdf
[firstpage_image] =>[orig_patent_app_number] => 196508
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/196508 | Apparatus and method for securing information entered upon an input device coupled to a universal serial bus | Nov 19, 1998 | Issued |
Array
(
[id] => 4292049
[patent_doc_number] => 06247086
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-06-12
[patent_title] => 'PCI bridge for optimized command delivery'
[patent_app_type] => 1
[patent_app_number] => 9/190465
[patent_app_country] => US
[patent_app_date] => 1998-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3797
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/247/06247086.pdf
[firstpage_image] =>[orig_patent_app_number] => 190465
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/190465 | PCI bridge for optimized command delivery | Nov 11, 1998 | Issued |
Array
(
[id] => 7118686
[patent_doc_number] => 20010001879
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-05-24
[patent_title] => 'METHOD AND APPARATUS FOR SAVING DEVICE STATE WHILE A COMPUTER SYSTEM IS IN SLEEP MODE'
[patent_app_type] => new-utility
[patent_app_number] => 09/190561
[patent_app_country] => US
[patent_app_date] => 1998-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3583
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20010001879.pdf
[firstpage_image] =>[orig_patent_app_number] => 09190561
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/190561 | Method and apparatus for saving device state while a computer system is in sleep mode | Nov 11, 1998 | Issued |
Array
(
[id] => 4424598
[patent_doc_number] => 06230215
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-05-08
[patent_title] => 'On-demand transfer engine'
[patent_app_type] => 1
[patent_app_number] => 9/188904
[patent_app_country] => US
[patent_app_date] => 1998-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 43
[patent_no_of_words] => 6073
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/230/06230215.pdf
[firstpage_image] =>[orig_patent_app_number] => 188904
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/188904 | On-demand transfer engine | Nov 9, 1998 | Issued |
Array
(
[id] => 1508910
[patent_doc_number] => 06466993
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-15
[patent_title] => 'Method and apparatus for performing transactions rendering between host processors and I/O devices using concurrent non-blocking queuing techniques and I/O bus write operations'
[patent_app_type] => B1
[patent_app_number] => 09/186540
[patent_app_country] => US
[patent_app_date] => 1998-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4779
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/466/06466993.pdf
[firstpage_image] =>[orig_patent_app_number] => 09186540
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/186540 | Method and apparatus for performing transactions rendering between host processors and I/O devices using concurrent non-blocking queuing techniques and I/O bus write operations | Nov 4, 1998 | Issued |
Array
(
[id] => 4424919
[patent_doc_number] => 06230274
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-05-08
[patent_title] => 'Method and apparatus for restoring a memory device channel when exiting a low power state'
[patent_app_type] => 1
[patent_app_number] => 9/186049
[patent_app_country] => US
[patent_app_date] => 1998-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9928
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/230/06230274.pdf
[firstpage_image] =>[orig_patent_app_number] => 186049
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/186049 | Method and apparatus for restoring a memory device channel when exiting a low power state | Nov 2, 1998 | Issued |
Array
(
[id] => 1549447
[patent_doc_number] => 06374309
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-04-16
[patent_title] => 'Communication signal suppressing apparatus and common line signal apparatus capable of reducing workload of firmware'
[patent_app_type] => B1
[patent_app_number] => 09/184541
[patent_app_country] => US
[patent_app_date] => 1998-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 50
[patent_no_of_words] => 18611
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/374/06374309.pdf
[firstpage_image] =>[orig_patent_app_number] => 09184541
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/184541 | Communication signal suppressing apparatus and common line signal apparatus capable of reducing workload of firmware | Nov 1, 1998 | Issued |
Array
(
[id] => 4203473
[patent_doc_number] => 06161157
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-12-12
[patent_title] => 'Docking system'
[patent_app_type] => 1
[patent_app_number] => 9/179508
[patent_app_country] => US
[patent_app_date] => 1998-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 5557
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/161/06161157.pdf
[firstpage_image] =>[orig_patent_app_number] => 179508
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/179508 | Docking system | Oct 26, 1998 | Issued |
Array
(
[id] => 4423611
[patent_doc_number] => 06311279
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-10-30
[patent_title] => 'Network node with internal battery backup'
[patent_app_type] => 1
[patent_app_number] => 9/179740
[patent_app_country] => US
[patent_app_date] => 1998-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 4357
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/311/06311279.pdf
[firstpage_image] =>[orig_patent_app_number] => 179740
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/179740 | Network node with internal battery backup | Oct 26, 1998 | Issued |
Array
(
[id] => 4373846
[patent_doc_number] => 06292859
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-09-18
[patent_title] => 'Automatic selection of an upgrade controller in an expansion slot of a computer system motherboard having an existing on-board controller'
[patent_app_type] => 1
[patent_app_number] => 9/179274
[patent_app_country] => US
[patent_app_date] => 1998-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5402
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/292/06292859.pdf
[firstpage_image] =>[orig_patent_app_number] => 179274
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/179274 | Automatic selection of an upgrade controller in an expansion slot of a computer system motherboard having an existing on-board controller | Oct 26, 1998 | Issued |
Array
(
[id] => 1471887
[patent_doc_number] => 06460106
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-01
[patent_title] => 'Bus bridge for hot docking in a portable computer system'
[patent_app_type] => B1
[patent_app_number] => 09/175887
[patent_app_country] => US
[patent_app_date] => 1998-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 7620
[patent_no_of_claims] => 52
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/460/06460106.pdf
[firstpage_image] =>[orig_patent_app_number] => 09175887
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/175887 | Bus bridge for hot docking in a portable computer system | Oct 19, 1998 | Issued |
Array
(
[id] => 1604463
[patent_doc_number] => 06434649
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-13
[patent_title] => 'Data streamer'
[patent_app_type] => B1
[patent_app_number] => 09/173297
[patent_app_country] => US
[patent_app_date] => 1998-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 40
[patent_no_of_words] => 27657
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/434/06434649.pdf
[firstpage_image] =>[orig_patent_app_number] => 09173297
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/173297 | Data streamer | Oct 13, 1998 | Issued |
Array
(
[id] => 4260052
[patent_doc_number] => 06167478
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-12-26
[patent_title] => 'Pipelined arbitration system and method'
[patent_app_type] => 1
[patent_app_number] => 9/167652
[patent_app_country] => US
[patent_app_date] => 1998-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3519
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/167/06167478.pdf
[firstpage_image] =>[orig_patent_app_number] => 167652
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/167652 | Pipelined arbitration system and method | Oct 4, 1998 | Issued |