
Jerry M. Blevins
Examiner (ID: 5679, Phone: (571)272-8581 , Office: P/2883 )
| Most Active Art Unit | 2883 |
| Art Unit(s) | 2883, 2874 |
| Total Applications | 1527 |
| Issued Applications | 1267 |
| Pending Applications | 102 |
| Abandoned Applications | 184 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6704335
[patent_doc_number] => 20030151069
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-08-14
[patent_title] => 'Semiconductor device and manufacturing method'
[patent_app_type] => new
[patent_app_number] => 10/326179
[patent_app_country] => US
[patent_app_date] => 2002-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 41
[patent_figures_cnt] => 41
[patent_no_of_words] => 13299
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0151/20030151069.pdf
[firstpage_image] =>[orig_patent_app_number] => 10326179
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/326179 | Semiconductor device and manufacturing method | Dec 22, 2002 | Issued |
Array
(
[id] => 1151797
[patent_doc_number] => 06767768
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-07-27
[patent_title] => 'Method for forming antifuse via structure'
[patent_app_type] => B2
[patent_app_number] => 10/328367
[patent_app_country] => US
[patent_app_date] => 2002-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2619
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/767/06767768.pdf
[firstpage_image] =>[orig_patent_app_number] => 10328367
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/328367 | Method for forming antifuse via structure | Dec 22, 2002 | Issued |
Array
(
[id] => 7371360
[patent_doc_number] => 20040079939
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-29
[patent_title] => 'Photonic serial digital-to-analog converter employing a heterojunction thyristor device'
[patent_app_type] => new
[patent_app_number] => 10/323388
[patent_app_country] => US
[patent_app_date] => 2002-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 41
[patent_figures_cnt] => 41
[patent_no_of_words] => 29036
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0079/20040079939.pdf
[firstpage_image] =>[orig_patent_app_number] => 10323388
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/323388 | Photonic serial digital-to-analog converter employing a heterojunction thyristor device | Dec 18, 2002 | Issued |
Array
(
[id] => 1144729
[patent_doc_number] => 06777765
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-08-17
[patent_title] => 'Capacitive type microelectromechanical RF switch'
[patent_app_type] => B2
[patent_app_number] => 10/322728
[patent_app_country] => US
[patent_app_date] => 2002-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 1993
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/777/06777765.pdf
[firstpage_image] =>[orig_patent_app_number] => 10322728
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/322728 | Capacitive type microelectromechanical RF switch | Dec 18, 2002 | Issued |
Array
(
[id] => 6827667
[patent_doc_number] => 20030178725
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-09-25
[patent_title] => 'Multi-piece substrate and method of manufacturing the substrate'
[patent_app_type] => new
[patent_app_number] => 10/297926
[patent_app_country] => US
[patent_app_date] => 2002-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 11424
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0178/20030178725.pdf
[firstpage_image] =>[orig_patent_app_number] => 10297926
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/297926 | Multi-piece substrate and method of manufacturing the substrate | Dec 18, 2002 | Issued |
Array
(
[id] => 935660
[patent_doc_number] => 06975010
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-12-13
[patent_title] => 'MEMS structure having a blocked-sacrificial layer support/anchor and a fabrication method of the same'
[patent_app_type] => utility
[patent_app_number] => 10/320679
[patent_app_country] => US
[patent_app_date] => 2002-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 21
[patent_no_of_words] => 2918
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/975/06975010.pdf
[firstpage_image] =>[orig_patent_app_number] => 10320679
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/320679 | MEMS structure having a blocked-sacrificial layer support/anchor and a fabrication method of the same | Dec 16, 2002 | Issued |
Array
(
[id] => 1083445
[patent_doc_number] => 06833598
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-12-21
[patent_title] => 'Spin valve transistor'
[patent_app_type] => B2
[patent_app_number] => 10/320648
[patent_app_country] => US
[patent_app_date] => 2002-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3641
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/833/06833598.pdf
[firstpage_image] =>[orig_patent_app_number] => 10320648
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/320648 | Spin valve transistor | Dec 16, 2002 | Issued |
Array
(
[id] => 1102546
[patent_doc_number] => 06815706
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-11-09
[patent_title] => 'Nano optical sensors via molecular self-assembly'
[patent_app_type] => B2
[patent_app_number] => 10/323139
[patent_app_country] => US
[patent_app_date] => 2002-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 15
[patent_no_of_words] => 3165
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/815/06815706.pdf
[firstpage_image] =>[orig_patent_app_number] => 10323139
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/323139 | Nano optical sensors via molecular self-assembly | Dec 16, 2002 | Issued |
Array
(
[id] => 1221655
[patent_doc_number] => 06703639
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-03-09
[patent_title] => 'Nanofabrication for InAs/AlSb heterostructures'
[patent_app_type] => B1
[patent_app_number] => 10/320419
[patent_app_country] => US
[patent_app_date] => 2002-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 3069
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/703/06703639.pdf
[firstpage_image] =>[orig_patent_app_number] => 10320419
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/320419 | Nanofabrication for InAs/AlSb heterostructures | Dec 16, 2002 | Issued |
Array
(
[id] => 1050089
[patent_doc_number] => 06861368
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-03-01
[patent_title] => 'Array substrate for a liquid crystal display device having an improved contact property and fabricating method thereof'
[patent_app_type] => utility
[patent_app_number] => 10/319708
[patent_app_country] => US
[patent_app_date] => 2002-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 4006
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/861/06861368.pdf
[firstpage_image] =>[orig_patent_app_number] => 10319708
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/319708 | Array substrate for a liquid crystal display device having an improved contact property and fabricating method thereof | Dec 15, 2002 | Issued |
Array
(
[id] => 1220603
[patent_doc_number] => 06703323
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-03-09
[patent_title] => 'Method of inhibiting pattern collapse using a relacs material'
[patent_app_type] => B2
[patent_app_number] => 10/319059
[patent_app_country] => US
[patent_app_date] => 2002-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1341
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/703/06703323.pdf
[firstpage_image] =>[orig_patent_app_number] => 10319059
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/319059 | Method of inhibiting pattern collapse using a relacs material | Dec 12, 2002 | Issued |
Array
(
[id] => 1203470
[patent_doc_number] => 06720619
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-04-13
[patent_title] => 'Semiconductor-on-insulator chip incorporating partially-depleted, fully-depleted, and multiple-gate devices'
[patent_app_type] => B1
[patent_app_number] => 10/319119
[patent_app_country] => US
[patent_app_date] => 2002-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 3467
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/720/06720619.pdf
[firstpage_image] =>[orig_patent_app_number] => 10319119
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/319119 | Semiconductor-on-insulator chip incorporating partially-depleted, fully-depleted, and multiple-gate devices | Dec 12, 2002 | Issued |
Array
(
[id] => 7451156
[patent_doc_number] => 20040099867
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-27
[patent_title] => 'Photon-blocking layer'
[patent_app_type] => new
[patent_app_number] => 10/319149
[patent_app_country] => US
[patent_app_date] => 2002-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1601
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0099/20040099867.pdf
[firstpage_image] =>[orig_patent_app_number] => 10319149
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/319149 | Photon-blocking layer | Dec 12, 2002 | Issued |
Array
(
[id] => 1104770
[patent_doc_number] => 06812067
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-11-02
[patent_title] => 'Method for integrating compound semiconductor with substrate or high thermal conductivity'
[patent_app_type] => B2
[patent_app_number] => 10/316088
[patent_app_country] => US
[patent_app_date] => 2002-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 2209
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/812/06812067.pdf
[firstpage_image] =>[orig_patent_app_number] => 10316088
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/316088 | Method for integrating compound semiconductor with substrate or high thermal conductivity | Dec 10, 2002 | Issued |
Array
(
[id] => 7286333
[patent_doc_number] => 20040108510
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-10
[patent_title] => 'Compressed fluid formulation containing electron transporting material'
[patent_app_type] => new
[patent_app_number] => 10/313259
[patent_app_country] => US
[patent_app_date] => 2002-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5599
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20040108510.pdf
[firstpage_image] =>[orig_patent_app_number] => 10313259
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/313259 | Compressed fluid formulation containing electron transporting material | Dec 5, 2002 | Issued |
Array
(
[id] => 1040907
[patent_doc_number] => 06870206
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-03-22
[patent_title] => 'Semiconductor chip, fabrication method, and device for fabricating a semiconductor chip'
[patent_app_type] => utility
[patent_app_number] => 10/306438
[patent_app_country] => US
[patent_app_date] => 2002-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 5883
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/870/06870206.pdf
[firstpage_image] =>[orig_patent_app_number] => 10306438
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/306438 | Semiconductor chip, fabrication method, and device for fabricating a semiconductor chip | Nov 26, 2002 | Issued |
Array
(
[id] => 1189780
[patent_doc_number] => 06734457
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-05-11
[patent_title] => 'Light emitting device'
[patent_app_type] => B2
[patent_app_number] => 10/304410
[patent_app_country] => US
[patent_app_date] => 2002-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 34
[patent_no_of_words] => 8658
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/734/06734457.pdf
[firstpage_image] =>[orig_patent_app_number] => 10304410
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/304410 | Light emitting device | Nov 25, 2002 | Issued |
Array
(
[id] => 1009731
[patent_doc_number] => 06900493
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-05-31
[patent_title] => 'Semiconductor memory circuitry'
[patent_app_type] => utility
[patent_app_number] => 10/305312
[patent_app_country] => US
[patent_app_date] => 2002-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 36
[patent_no_of_words] => 13477
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/900/06900493.pdf
[firstpage_image] =>[orig_patent_app_number] => 10305312
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/305312 | Semiconductor memory circuitry | Nov 25, 2002 | Issued |
Array
(
[id] => 6627677
[patent_doc_number] => 20030102531
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-06-05
[patent_title] => 'Stacked memory cell and process of fabricating same'
[patent_app_type] => new
[patent_app_number] => 10/302442
[patent_app_country] => US
[patent_app_date] => 2002-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 10848
[patent_no_of_claims] => 66
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 30
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0102/20030102531.pdf
[firstpage_image] =>[orig_patent_app_number] => 10302442
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/302442 | Stacked memory cell and process of fabricating same | Nov 21, 2002 | Abandoned |
Array
(
[id] => 1176445
[patent_doc_number] => 06757471
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-06-29
[patent_title] => 'Optical fiber block assembly for minimizing stress concentration and contacting device therewith'
[patent_app_type] => B2
[patent_app_number] => 10/274578
[patent_app_country] => US
[patent_app_date] => 2002-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 3471
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/757/06757471.pdf
[firstpage_image] =>[orig_patent_app_number] => 10274578
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/274578 | Optical fiber block assembly for minimizing stress concentration and contacting device therewith | Oct 20, 2002 | Issued |