Jesse A. Fenty

Array ( [id] => 6366084 [patent_doc_number] => 20020117721 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-08-29 [patent_title] => 'Semiconductor devices and methods for manufacturing the same' [patent_app_type] => new [patent_app_number] => 10/014612 [patent_app_country] => US [patent_app_date] => 2001-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 8766 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0117/20020117721.pdf [firstpage_image] =>[orig_patent_app_number] => 10014612 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1336652 [patent_doc_number] => 06597043 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-22 [patent_title] => 'Narrow high performance MOSFET device design' [patent_app_type] => B1 [patent_app_number] => 10/054282 [patent_app_country] => US [patent_app_date] => 2001-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1403 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/597/06597043.pdf [firstpage_image] =>[orig_patent_app_number] => 10054282 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1399275 [patent_doc_number] => 06545303 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-08 [patent_title] => 'Method to increase conversion gain of an active pixel, and corresponding active pixel' [patent_app_type] => B1 [patent_app_number] => 09/993821 [patent_app_country] => US [patent_app_date] => 2001-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3720 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/545/06545303.pdf [firstpage_image] =>[orig_patent_app_number] => 09993821 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5870582 [patent_doc_number] => 20020047146 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-04-25 [patent_title] => 'Ferroelectric memory device and manufacturing method thereof' [patent_app_type] => new [patent_app_number] => 09/984609 [patent_app_country] => US [patent_app_date] => 2001-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3470 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0047/20020047146.pdf [firstpage_image] =>[orig_patent_app_number] => 09984609 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6158002 [patent_doc_number] => 20020146858 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-10 [patent_title] => 'Semiconductor Device' [patent_app_type] => new [patent_app_number] => 09/974851 [patent_app_country] => US [patent_app_date] => 2001-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4969 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0146/20020146858.pdf [firstpage_image] =>[orig_patent_app_number] => 09974851 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6044304 [patent_doc_number] => 20020167032 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-14 [patent_title] => 'Semiconductor device and method for fabricating the same' [patent_app_type] => new [patent_app_number] => 09/968941 [patent_app_country] => US [patent_app_date] => 2001-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6024 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 38 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0167/20020167032.pdf [firstpage_image] =>[orig_patent_app_number] => 09968941 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1108835 [patent_doc_number] => 06809334 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-10-26 [patent_title] => 'Semiconductor integrated circuit device, and method of manufacturing the same' [patent_app_type] => B2 [patent_app_number] => 09/968032 [patent_app_country] => US [patent_app_date] => 2001-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 37 [patent_no_of_words] => 7739 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/809/06809334.pdf [firstpage_image] =>[orig_patent_app_number] => 09968032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1455404 [patent_doc_number] => 06462376 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-08 [patent_title] => 'Power MOS element and method for producing the same' [patent_app_type] => B1 [patent_app_number] => 09/869902 [patent_app_country] => US [patent_app_date] => 2001-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 7852 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 301 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/462/06462376.pdf [firstpage_image] =>[orig_patent_app_number] => 09869902 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1424365 [patent_doc_number] => 06507085 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-01-14 [patent_title] => 'Semiconductor device comprising diode' [patent_app_type] => B2 [patent_app_number] => 09/963431 [patent_app_country] => US [patent_app_date] => 2001-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 33 [patent_no_of_words] => 9569 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 211 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/507/06507085.pdf [firstpage_image] =>[orig_patent_app_number] => 09963431 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6170234 [patent_doc_number] => 20020153586 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-24 [patent_title] => 'Semiconductor device' [patent_app_type] => new [patent_app_number] => 09/954172 [patent_app_country] => US [patent_app_date] => 2001-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5028 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0153/20020153586.pdf [firstpage_image] =>[orig_patent_app_number] => 09954172 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1603197 [patent_doc_number] => 06433377 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-13 [patent_title] => 'Chain RAM and method for fabricating the same' [patent_app_type] => B1 [patent_app_number] => 09/947611 [patent_app_country] => US [patent_app_date] => 2001-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 2157 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/433/06433377.pdf [firstpage_image] =>[orig_patent_app_number] => 09947611 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6334301 [patent_doc_number] => 20020033519 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-03-21 [patent_title] => 'On chip heating for electrical trimming of polysilicon and polysilicon-silicon-germanium resistors and electrically programmable fuses for integrated circuits' [patent_app_type] => new [patent_app_number] => 09/949541 [patent_app_country] => US [patent_app_date] => 2001-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3276 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0033/20020033519.pdf [firstpage_image] =>[orig_patent_app_number] => 09949541 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1424124 [patent_doc_number] => 06507061 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-01-14 [patent_title] => 'Multiple layer phase-change memory' [patent_app_type] => B1 [patent_app_number] => 09/945331 [patent_app_country] => US [patent_app_date] => 2001-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 1526 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 22 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/507/06507061.pdf [firstpage_image] =>[orig_patent_app_number] => 09945331 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5870580 [patent_doc_number] => 20020047144 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-04-25 [patent_title] => 'Integrated circuit prepared by selectively cleaning copper substrates, in-situ, to remove copper oxides' [patent_app_type] => new [patent_app_number] => 09/941023 [patent_app_country] => US [patent_app_date] => 2001-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5709 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0047/20020047144.pdf [firstpage_image] =>[orig_patent_app_number] => 09941023 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1150393 [patent_doc_number] => 06774489 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-10 [patent_title] => 'Dielectric layer liner for an integrated circuit structure' [patent_app_type] => B2 [patent_app_number] => 09/938260 [patent_app_country] => US [patent_app_date] => 2001-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 3293 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/774/06774489.pdf [firstpage_image] =>[orig_patent_app_number] => 09938260 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1281217 [patent_doc_number] => 06646305 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-11-11 [patent_title] => 'Grounded body SOI SRAM cell' [patent_app_type] => B2 [patent_app_number] => 09/915061 [patent_app_country] => US [patent_app_date] => 2001-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 20 [patent_no_of_words] => 7004 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/646/06646305.pdf [firstpage_image] =>[orig_patent_app_number] => 09915061 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1480508 [patent_doc_number] => 06452224 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-17 [patent_title] => 'Method for manufacture of improved deep trench eDRAM capacitor and structure produced thereby' [patent_app_type] => B1 [patent_app_number] => 09/910981 [patent_app_country] => US [patent_app_date] => 2001-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 8246 [patent_no_of_claims] => 51 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/452/06452224.pdf [firstpage_image] =>[orig_patent_app_number] => 09910981 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 790844 [patent_doc_number] => 06984868 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-01-10 [patent_title] => 'Semiconductor device having a structure for isolating elements' [patent_app_type] => utility [patent_app_number] => 09/908611 [patent_app_country] => US [patent_app_date] => 2001-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 37 [patent_no_of_words] => 6804 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/984/06984868.pdf [firstpage_image] =>[orig_patent_app_number] => 09908611 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6733405 [patent_doc_number] => 20030011040 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-16 [patent_title] => 'Active feedback circuit for gain linearization' [patent_app_type] => new [patent_app_number] => 09/903742 [patent_app_country] => US [patent_app_date] => 2001-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 14693 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0011/20030011040.pdf [firstpage_image] =>[orig_patent_app_number] => 09903742 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1395453 [patent_doc_number] => 06548847 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-04-15 [patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING A FIRST WIRING STRIP EXPOSED THROUGH A CONNECTING HOLE, A TRANSITION-METAL FILM IN THE CONNECTING HOLE AND AN ALUMINUM WIRING STRIP THEREOVER, AND A TRANSITION-METAL NITRIDE FILM BETWEEN THE ALUMINUM WIRING STRIP AND THE TRANSITION-METAL FILM' [patent_app_type] => B2 [patent_app_number] => 09/899921 [patent_app_country] => US [patent_app_date] => 2001-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 70 [patent_figures_cnt] => 112 [patent_no_of_words] => 55958 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/548/06548847.pdf [firstpage_image] =>[orig_patent_app_number] => 09899921 [rel_patent_id] =>[rel_patent_doc_number] =>)