
Jesse A. Fenty
Examiner (ID: 3968)
| Most Active Art Unit | 2815 |
| Art Unit(s) | 2815 |
| Total Applications | 484 |
| Issued Applications | 426 |
| Pending Applications | 12 |
| Abandoned Applications | 46 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7283620
[patent_doc_number] => 20040145011
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-29
[patent_title] => 'Trench power MOSFET in silicon carbide and method of making the same'
[patent_app_type] => new
[patent_app_number] => 10/425951
[patent_app_country] => US
[patent_app_date] => 2003-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3569
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0145/20040145011.pdf
[firstpage_image] =>[orig_patent_app_number] => 10425951
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/425951 | Trench power MOSFET in silicon carbide and method of making the same | Apr 29, 2003 | Abandoned |
Array
(
[id] => 7357074
[patent_doc_number] => 20040004257
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-08
[patent_title] => 'Dynamic random access memory cells having laterally offset storage nodes, and fabrication methods thereof'
[patent_app_type] => new
[patent_app_number] => 10/425231
[patent_app_country] => US
[patent_app_date] => 2003-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 11084
[patent_no_of_claims] => 71
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0004/20040004257.pdf
[firstpage_image] =>[orig_patent_app_number] => 10425231
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/425231 | Dynamic random access memory cells having laterally offset storage nodes | Apr 28, 2003 | Issued |
Array
(
[id] => 6955703
[patent_doc_number] => 20050212073
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-29
[patent_title] => 'Semiconductor element and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 10/511741
[patent_app_country] => US
[patent_app_date] => 2003-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4621
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0212/20050212073.pdf
[firstpage_image] =>[orig_patent_app_number] => 10511741
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/511741 | Semiconductor element and manufacturing method thereof | Apr 24, 2003 | Issued |
Array
(
[id] => 1047413
[patent_doc_number] => 06864578
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-03-08
[patent_title] => 'Internally reinforced bond pads'
[patent_app_type] => utility
[patent_app_number] => 10/249381
[patent_app_country] => US
[patent_app_date] => 2003-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2678
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/864/06864578.pdf
[firstpage_image] =>[orig_patent_app_number] => 10249381
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/249381 | Internally reinforced bond pads | Apr 2, 2003 | Issued |
Array
(
[id] => 634592
[patent_doc_number] => 07129579
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-10-31
[patent_title] => 'Semiconductor apparatus and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 10/388407
[patent_app_country] => US
[patent_app_date] => 2003-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 32
[patent_no_of_words] => 6884
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 22
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/129/07129579.pdf
[firstpage_image] =>[orig_patent_app_number] => 10388407
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/388407 | Semiconductor apparatus and method for fabricating the same | Mar 16, 2003 | Issued |
Array
(
[id] => 6863729
[patent_doc_number] => 20030189255
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-10-09
[patent_title] => 'Semiconductor integrated circuit device, process for fabricating the same, and apparatus for fabricating the same'
[patent_app_type] => new
[patent_app_number] => 10/376329
[patent_app_country] => US
[patent_app_date] => 2003-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 71
[patent_figures_cnt] => 71
[patent_no_of_words] => 56418
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0189/20030189255.pdf
[firstpage_image] =>[orig_patent_app_number] => 10376329
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/376329 | Semiconductor integrated circuit device, process for fabricating the same, and apparatus for fabricating the same | Mar 2, 2003 | Issued |
Array
(
[id] => 1014960
[patent_doc_number] => 06894304
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-05-17
[patent_title] => 'Apparatus and method for dual cell common electrode PCRAM memory device'
[patent_app_type] => utility
[patent_app_number] => 10/369621
[patent_app_country] => US
[patent_app_date] => 2003-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2338
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/894/06894304.pdf
[firstpage_image] =>[orig_patent_app_number] => 10369621
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/369621 | Apparatus and method for dual cell common electrode PCRAM memory device | Feb 20, 2003 | Issued |
Array
(
[id] => 6676896
[patent_doc_number] => 20030227036
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-12-11
[patent_title] => 'Semiconductor device'
[patent_app_type] => new
[patent_app_number] => 10/369662
[patent_app_country] => US
[patent_app_date] => 2003-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 9058
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0227/20030227036.pdf
[firstpage_image] =>[orig_patent_app_number] => 10369662
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/369662 | Semiconductor device | Feb 20, 2003 | Issued |
Array
(
[id] => 7295978
[patent_doc_number] => 20040124526
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-01
[patent_title] => 'Gel thermal interface materials comprising fillers having low melting point and electronic packages comprising these gel thermal interface materials'
[patent_app_type] => new
[patent_app_number] => 10/334241
[patent_app_country] => US
[patent_app_date] => 2002-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4337
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0124/20040124526.pdf
[firstpage_image] =>[orig_patent_app_number] => 10334241
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/334241 | Gel thermal interface materials comprising fillers having low melting point and electronic packages comprising these gel thermal interface materials | Dec 29, 2002 | Issued |
Array
(
[id] => 941518
[patent_doc_number] => 06969909
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-11-29
[patent_title] => 'Flip chip FET device'
[patent_app_type] => utility
[patent_app_number] => 10/327691
[patent_app_country] => US
[patent_app_date] => 2002-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 2894
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/969/06969909.pdf
[firstpage_image] =>[orig_patent_app_number] => 10327691
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/327691 | Flip chip FET device | Dec 19, 2002 | Issued |
Array
(
[id] => 770167
[patent_doc_number] => 07005701
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-02-28
[patent_title] => 'Method for fabricating a vertical NROM cell'
[patent_app_type] => utility
[patent_app_number] => 10/318551
[patent_app_country] => US
[patent_app_date] => 2002-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 2179
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/005/07005701.pdf
[firstpage_image] =>[orig_patent_app_number] => 10318551
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/318551 | Method for fabricating a vertical NROM cell | Dec 12, 2002 | Issued |
Array
(
[id] => 7301240
[patent_doc_number] => 20040113217
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-17
[patent_title] => 'Stress inducing spacers'
[patent_app_type] => new
[patent_app_number] => 10/318602
[patent_app_country] => US
[patent_app_date] => 2002-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4261
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0113/20040113217.pdf
[firstpage_image] =>[orig_patent_app_number] => 10318602
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/318602 | Stress inducing spacers | Dec 11, 2002 | Issued |
Array
(
[id] => 7611043
[patent_doc_number] => 06841814
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-01-11
[patent_title] => 'Photodiode for ultra high speed optical communication and fabrication method therefor'
[patent_app_type] => utility
[patent_app_number] => 10/315841
[patent_app_country] => US
[patent_app_date] => 2002-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2905
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/841/06841814.pdf
[firstpage_image] =>[orig_patent_app_number] => 10315841
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/315841 | Photodiode for ultra high speed optical communication and fabrication method therefor | Dec 9, 2002 | Issued |
Array
(
[id] => 7286316
[patent_doc_number] => 20040108501
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-10
[patent_title] => 'Self aligned memory element and wordline'
[patent_app_type] => new
[patent_app_number] => 10/314591
[patent_app_country] => US
[patent_app_date] => 2002-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 10967
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20040108501.pdf
[firstpage_image] =>[orig_patent_app_number] => 10314591
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/314591 | Self aligned memory element and wordline | Dec 8, 2002 | Issued |
Array
(
[id] => 1249092
[patent_doc_number] => 06674115
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-01-06
[patent_title] => 'Multiple layer phrase-change memory'
[patent_app_type] => B2
[patent_app_number] => 10/309633
[patent_app_country] => US
[patent_app_date] => 2002-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 1551
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/674/06674115.pdf
[firstpage_image] =>[orig_patent_app_number] => 10309633
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/309633 | Multiple layer phrase-change memory | Dec 3, 2002 | Issued |
Array
(
[id] => 7398447
[patent_doc_number] => 20040104754
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-03
[patent_title] => 'Radiation protection in integrated circuits'
[patent_app_type] => new
[patent_app_number] => 10/065922
[patent_app_country] => US
[patent_app_date] => 2002-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2721
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0104/20040104754.pdf
[firstpage_image] =>[orig_patent_app_number] => 10065922
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/065922 | Radiation protection in integrated circuits | Nov 28, 2002 | Issued |
Array
(
[id] => 6811739
[patent_doc_number] => 20030071289
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-04-17
[patent_title] => 'Multiple layer phase-change memory'
[patent_app_type] => new
[patent_app_number] => 10/302421
[patent_app_country] => US
[patent_app_date] => 2002-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1550
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 21
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0071/20030071289.pdf
[firstpage_image] =>[orig_patent_app_number] => 10302421
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/302421 | Multiple layer phase-change memory | Nov 20, 2002 | Issued |
Array
(
[id] => 1066248
[patent_doc_number] => 06847087
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-01-25
[patent_title] => 'Bi-directional Fowler-Nordheim tunneling flash memory'
[patent_app_type] => utility
[patent_app_number] => 10/065591
[patent_app_country] => US
[patent_app_date] => 2002-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 28
[patent_no_of_words] => 7210
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/847/06847087.pdf
[firstpage_image] =>[orig_patent_app_number] => 10065591
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/065591 | Bi-directional Fowler-Nordheim tunneling flash memory | Oct 30, 2002 | Issued |
Array
(
[id] => 6867689
[patent_doc_number] => 20030080378
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-05-01
[patent_title] => 'Semiconductor component, trench structure transistor, trench MOSFET, IGBT, and field-plate transistor'
[patent_app_type] => new
[patent_app_number] => 10/282971
[patent_app_country] => US
[patent_app_date] => 2002-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 5554
[patent_no_of_claims] => 58
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0080/20030080378.pdf
[firstpage_image] =>[orig_patent_app_number] => 10282971
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/282971 | Semiconductor component, trench structure transistor, trench MOSFET, IGBT, and field-plate transistor | Oct 28, 2002 | Issued |
Array
(
[id] => 1044020
[patent_doc_number] => 06867428
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-03-15
[patent_title] => 'Strained silicon NMOS having silicon source/drain extensions and method for its fabrication'
[patent_app_type] => utility
[patent_app_number] => 10/282712
[patent_app_country] => US
[patent_app_date] => 2002-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 3939
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/867/06867428.pdf
[firstpage_image] =>[orig_patent_app_number] => 10282712
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/282712 | Strained silicon NMOS having silicon source/drain extensions and method for its fabrication | Oct 28, 2002 | Issued |