| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 2904694
[patent_doc_number] => 05270983
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-12-14
[patent_title] => 'Single element security fusible link'
[patent_app_type] => 1
[patent_app_number] => 7/582705
[patent_app_country] => US
[patent_app_date] => 1990-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 1564
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/270/05270983.pdf
[firstpage_image] =>[orig_patent_app_number] => 582705
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/582705 | Single element security fusible link | Sep 12, 1990 | Issued |
Array
(
[id] => 2989436
[patent_doc_number] => 05253197
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-10-12
[patent_title] => 'Semiconductor associative memory device with current sensing'
[patent_app_type] => 1
[patent_app_number] => 7/580464
[patent_app_country] => US
[patent_app_date] => 1990-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 12467
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/253/05253197.pdf
[firstpage_image] =>[orig_patent_app_number] => 580464
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/580464 | Semiconductor associative memory device with current sensing | Sep 10, 1990 | Issued |
| 07/579345 | MONOLITHIC FAIL BIT MEMORY | Sep 6, 1990 | Abandoned |
Array
(
[id] => 2985320
[patent_doc_number] => 05208775
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-05-04
[patent_title] => 'Dual-port memory device'
[patent_app_type] => 1
[patent_app_number] => 7/578945
[patent_app_country] => US
[patent_app_date] => 1990-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2307
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 264
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/208/05208775.pdf
[firstpage_image] =>[orig_patent_app_number] => 578945
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/578945 | Dual-port memory device | Sep 6, 1990 | Issued |
Array
(
[id] => 2854046
[patent_doc_number] => 05138577
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-08-11
[patent_title] => 'Latching circuit for sense amplifier in a DRAM and DRAM utilizing the latching circuit'
[patent_app_type] => 1
[patent_app_number] => 7/578895
[patent_app_country] => US
[patent_app_date] => 1990-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 4839
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 819
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/138/05138577.pdf
[firstpage_image] =>[orig_patent_app_number] => 578895
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/578895 | Latching circuit for sense amplifier in a DRAM and DRAM utilizing the latching circuit | Sep 5, 1990 | Issued |
Array
(
[id] => 2836371
[patent_doc_number] => 05117389
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-05-26
[patent_title] => 'Flat-cell read-only-memory integrated circuit'
[patent_app_type] => 1
[patent_app_number] => 7/577644
[patent_app_country] => US
[patent_app_date] => 1990-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 4330
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 257
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/117/05117389.pdf
[firstpage_image] =>[orig_patent_app_number] => 577644
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/577644 | Flat-cell read-only-memory integrated circuit | Sep 4, 1990 | Issued |
Array
(
[id] => 2817140
[patent_doc_number] => 05157633
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-10-20
[patent_title] => 'FIFO memory device'
[patent_app_type] => 1
[patent_app_number] => 7/575364
[patent_app_country] => US
[patent_app_date] => 1990-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4703
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/157/05157633.pdf
[firstpage_image] =>[orig_patent_app_number] => 575364
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/575364 | FIFO memory device | Aug 29, 1990 | Issued |
Array
(
[id] => 2753439
[patent_doc_number] => 05029133
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-07-02
[patent_title] => 'VLSI chip having improved test access'
[patent_app_type] => 1
[patent_app_number] => 7/575086
[patent_app_country] => US
[patent_app_date] => 1990-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 2996
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 308
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/029/05029133.pdf
[firstpage_image] =>[orig_patent_app_number] => 575086
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/575086 | VLSI chip having improved test access | Aug 29, 1990 | Issued |
Array
(
[id] => 2902580
[patent_doc_number] => 05210715
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-05-11
[patent_title] => 'Memory circuit with extended valid data output time'
[patent_app_type] => 1
[patent_app_number] => 7/573598
[patent_app_country] => US
[patent_app_date] => 1990-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 5139
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/210/05210715.pdf
[firstpage_image] =>[orig_patent_app_number] => 573598
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/573598 | Memory circuit with extended valid data output time | Aug 26, 1990 | Issued |
| 07/568071 | ELECTRICALLY ERASABLE SEMICONDUCTOR NON-VOLATILE MEMORY DEVICE HAVING MEMORY CELL ARRAY DIVIDED INTO MEMORY BLOCKS | Aug 15, 1990 | Abandoned |
Array
(
[id] => 2944621
[patent_doc_number] => 05197028
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-03-23
[patent_title] => 'Semiconductor memory device with dual reference elements'
[patent_app_type] => 1
[patent_app_number] => 7/568034
[patent_app_country] => US
[patent_app_date] => 1990-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 16
[patent_no_of_words] => 7846
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 362
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/197/05197028.pdf
[firstpage_image] =>[orig_patent_app_number] => 568034
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/568034 | Semiconductor memory device with dual reference elements | Aug 15, 1990 | Issued |
Array
(
[id] => 2869932
[patent_doc_number] => 05083296
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-01-21
[patent_title] => 'Semiconductor memory with alternately multiplexed row and column addressing'
[patent_app_type] => 1
[patent_app_number] => 7/568166
[patent_app_country] => US
[patent_app_date] => 1990-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 2769
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/083/05083296.pdf
[firstpage_image] =>[orig_patent_app_number] => 568166
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/568166 | Semiconductor memory with alternately multiplexed row and column addressing | Aug 15, 1990 | Issued |
| 07/567526 | SEMICONDUCTOR MEMORY DEVICE WITH BIT LINE CONTACT AREAS AND STORAGE CAPACITOR CONTACT AREAS | Aug 14, 1990 | Abandoned |
| 07/567391 | NONVOLATILE SEMICONDUCTOR MEMORY DEVICE | Aug 13, 1990 | Abandoned |
Array
(
[id] => 2753529
[patent_doc_number] => 05029138
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-07-02
[patent_title] => 'Sense amplifier circuit coupled to a bit line pair for increasing a difference in voltage level at an improved speed'
[patent_app_type] => 1
[patent_app_number] => 7/566516
[patent_app_country] => US
[patent_app_date] => 1990-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3889
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 241
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/029/05029138.pdf
[firstpage_image] =>[orig_patent_app_number] => 566516
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/566516 | Sense amplifier circuit coupled to a bit line pair for increasing a difference in voltage level at an improved speed | Aug 12, 1990 | Issued |
Array
(
[id] => 2817045
[patent_doc_number] => 05157628
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-10-20
[patent_title] => 'Semiconductor memory'
[patent_app_type] => 1
[patent_app_number] => 7/565135
[patent_app_country] => US
[patent_app_date] => 1990-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3251
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 309
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/157/05157628.pdf
[firstpage_image] =>[orig_patent_app_number] => 565135
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/565135 | Semiconductor memory | Aug 9, 1990 | Issued |
| 07/565136 | ULTRAVOILET ERASABLE NONVOLATILE MEMORY WITH CURRENT MIRROR CIRCUIT TYPE SENSE AMPLIFIER | Aug 9, 1990 | Abandoned |
| 07/561635 | SEMICONDUCTOR MEMORY DEVICE | Aug 1, 1990 | Abandoned |
Array
(
[id] => 3452339
[patent_doc_number] => 05467311
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-11-14
[patent_title] => 'Circuit for increasing data-valid time which incorporates a parallel latch'
[patent_app_type] => 1
[patent_app_number] => 7/560696
[patent_app_country] => US
[patent_app_date] => 1990-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4132
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/467/05467311.pdf
[firstpage_image] =>[orig_patent_app_number] => 560696
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/560696 | Circuit for increasing data-valid time which incorporates a parallel latch | Jul 30, 1990 | Issued |
| 07/559074 | PORTABLE SEMICONDUCTOR MEMORY DEVICE | Jul 29, 1990 | Abandoned |