| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 2869864
[patent_doc_number] => 05083292
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-01-21
[patent_title] => 'Bipolar random access memory'
[patent_app_type] => 1
[patent_app_number] => 7/490920
[patent_app_country] => US
[patent_app_date] => 1990-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4989
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 330
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/083/05083292.pdf
[firstpage_image] =>[orig_patent_app_number] => 490920
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/490920 | Bipolar random access memory | Mar 8, 1990 | Issued |
| 07/490070 | SEMICONDUCTOR DEVICE | Mar 6, 1990 | Abandoned |
| 07/486984 | STORAGE CIRCUIT | Feb 28, 1990 | Abandoned |
| 07/471643 | LOCKING MEMORY CIRCUITRY | Jan 28, 1990 | Abandoned |
| 07/469346 | SEMICONDUCTOR MEMORY DEVICE | Jan 23, 1990 | Abandoned |
Array
(
[id] => 2706029
[patent_doc_number] => 04991140
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-02-05
[patent_title] => 'Integrated circuit memory with improved di/dt control'
[patent_app_type] => 1
[patent_app_number] => 7/460776
[patent_app_country] => US
[patent_app_date] => 1990-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 5425
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 241
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/991/04991140.pdf
[firstpage_image] =>[orig_patent_app_number] => 460776
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/460776 | Integrated circuit memory with improved di/dt control | Jan 3, 1990 | Issued |
Array
(
[id] => 2717165
[patent_doc_number] => 04982377
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-01-01
[patent_title] => 'Erasable programmable read only memory device improved in operation speed and in the amount of read out current'
[patent_app_type] => 1
[patent_app_number] => 7/457913
[patent_app_country] => US
[patent_app_date] => 1989-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 4202
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/982/04982377.pdf
[firstpage_image] =>[orig_patent_app_number] => 457913
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/457913 | Erasable programmable read only memory device improved in operation speed and in the amount of read out current | Dec 26, 1989 | Issued |
Array
(
[id] => 2664817
[patent_doc_number] => 04972374
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-11-20
[patent_title] => 'Output amplifying stage with power saving feature'
[patent_app_type] => 1
[patent_app_number] => 7/457646
[patent_app_country] => US
[patent_app_date] => 1989-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 2591
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/972/04972374.pdf
[firstpage_image] =>[orig_patent_app_number] => 457646
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/457646 | Output amplifying stage with power saving feature | Dec 26, 1989 | Issued |
Array
(
[id] => 2770105
[patent_doc_number] => 05060192
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-10-22
[patent_title] => 'Cross-point switch'
[patent_app_type] => 1
[patent_app_number] => 7/457504
[patent_app_country] => US
[patent_app_date] => 1989-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 2455
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/060/05060192.pdf
[firstpage_image] =>[orig_patent_app_number] => 457504
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/457504 | Cross-point switch | Dec 26, 1989 | Issued |
Array
(
[id] => 2718554
[patent_doc_number] => 05056061
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-10-08
[patent_title] => 'Circuit for encoding identification information on circuit dice using FET capacitors'
[patent_app_type] => 1
[patent_app_number] => 7/453546
[patent_app_country] => US
[patent_app_date] => 1989-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 1936
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/056/05056061.pdf
[firstpage_image] =>[orig_patent_app_number] => 453546
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/453546 | Circuit for encoding identification information on circuit dice using FET capacitors | Dec 19, 1989 | Issued |
| 07/450713 | METHOD AND APPARATUS FOR VERIFYING THE STATE OF A PLURALITY OF ELECTRICALLY PROGRAMMABLE MEMORY CELLS | Dec 13, 1989 | Abandoned |
| 07/450416 | MOS MEMORY CIRCUIT WITH FAST ACCESS TIME | Dec 13, 1989 | Abandoned |
Array
(
[id] => 2973969
[patent_doc_number] => 05265064
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-11-23
[patent_title] => 'Pulse generator circuit arrangement'
[patent_app_type] => 1
[patent_app_number] => 7/449666
[patent_app_country] => US
[patent_app_date] => 1989-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3754
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/265/05265064.pdf
[firstpage_image] =>[orig_patent_app_number] => 449666
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/449666 | Pulse generator circuit arrangement | Dec 11, 1989 | Issued |
Array
(
[id] => 2810390
[patent_doc_number] => 05140555
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-08-18
[patent_title] => 'Semiconductor integrated device having uniform noise between a pair of undecided voltage portions'
[patent_app_type] => 1
[patent_app_number] => 7/449204
[patent_app_country] => US
[patent_app_date] => 1989-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 24
[patent_no_of_words] => 3795
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/140/05140555.pdf
[firstpage_image] =>[orig_patent_app_number] => 449204
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/449204 | Semiconductor integrated device having uniform noise between a pair of undecided voltage portions | Dec 11, 1989 | Issued |
Array
(
[id] => 2734743
[patent_doc_number] => 05058058
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-10-15
[patent_title] => 'Structure for sense amplifier arrangement in semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 7/446366
[patent_app_country] => US
[patent_app_date] => 1989-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 18
[patent_no_of_words] => 7079
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/058/05058058.pdf
[firstpage_image] =>[orig_patent_app_number] => 446366
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/446366 | Structure for sense amplifier arrangement in semiconductor memory device | Dec 4, 1989 | Issued |
Array
(
[id] => 2703893
[patent_doc_number] => 05065361
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-11-12
[patent_title] => 'Semiconductor memory integrated circuit'
[patent_app_type] => 1
[patent_app_number] => 7/446003
[patent_app_country] => US
[patent_app_date] => 1989-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 5060
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/065/05065361.pdf
[firstpage_image] =>[orig_patent_app_number] => 446003
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/446003 | Semiconductor memory integrated circuit | Dec 4, 1989 | Issued |
| 07/444984 | SEMICONDUCTOR INTEGRATED CIRCUIT CAPABLE OF PREVENTING OCCURRENCE OF ERRONEOUS OPERATION DUE TO NOISE | Dec 3, 1989 | Abandoned |
| 07/431756 | STATIC RAM MEMORY CELL USING N-CHANNEL MOS TRANSISTORS | Nov 5, 1989 | Abandoned |
Array
(
[id] => 2605436
[patent_doc_number] => 04975882
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-12-04
[patent_title] => 'User programmable redundant memory'
[patent_app_type] => 1
[patent_app_number] => 7/429956
[patent_app_country] => US
[patent_app_date] => 1989-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2415
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 23
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/975/04975882.pdf
[firstpage_image] =>[orig_patent_app_number] => 429956
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/429956 | User programmable redundant memory | Oct 29, 1989 | Issued |
Array
(
[id] => 2719586
[patent_doc_number] => 05018107
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-05-21
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 7/424356
[patent_app_country] => US
[patent_app_date] => 1989-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 6509
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/018/05018107.pdf
[firstpage_image] =>[orig_patent_app_number] => 424356
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/424356 | Semiconductor memory device | Oct 18, 1989 | Issued |