Jessica L. Rossi

Array ( [id] => 2643979 [patent_doc_number] => 04910573 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-03-20 [patent_title] => 'Gate turn-off thyristor and method of producing same' [patent_app_type] => 1 [patent_app_number] => 7/177489 [patent_app_country] => US [patent_app_date] => 1988-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3400 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 271 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/910/04910573.pdf [firstpage_image] =>[orig_patent_app_number] => 177489 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2532869 [patent_doc_number] => 04797719 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-01-10 [patent_title] => 'MOS capacitor with direct polycrystalline contact to grooved substrate' [patent_app_type] => 1 [patent_app_number] => 7/171177 [patent_app_country] => US [patent_app_date] => 1988-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 10 [patent_no_of_words] => 2428 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/797/04797719.pdf [firstpage_image] =>[orig_patent_app_number] => 171177 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2622159 [patent_doc_number] => 04943840 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-07-24 [patent_title] => 'Reverse-conducting thyristor' [patent_app_type] => 1 [patent_app_number] => 7/171190 [patent_app_country] => US [patent_app_date] => 1988-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2324 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 350 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/943/04943840.pdf [firstpage_image] =>[orig_patent_app_number] => 171190 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2501378 [patent_doc_number] => 04847667 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-07-11 [patent_title] => 'Ultraviolet erasable nonvolatile semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 7/159963 [patent_app_country] => US [patent_app_date] => 1988-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 2904 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/847/04847667.pdf [firstpage_image] =>[orig_patent_app_number] => 159963 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2644747 [patent_doc_number] => 04914496 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-04-03 [patent_title] => 'Gate turn-off thyristor with independent turn-on/off controlling transistors' [patent_app_type] => 1 [patent_app_number] => 7/157584 [patent_app_country] => US [patent_app_date] => 1988-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 13 [patent_no_of_words] => 7282 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 384 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/914/04914496.pdf [firstpage_image] =>[orig_patent_app_number] => 157584 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2497263 [patent_doc_number] => 04860071 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-08-22 [patent_title] => 'Semiconductor memory using trench capacitor' [patent_app_type] => 1 [patent_app_number] => 7/157129 [patent_app_country] => US [patent_app_date] => 1988-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 16 [patent_no_of_words] => 3593 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 205 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/860/04860071.pdf [firstpage_image] =>[orig_patent_app_number] => 157129 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2674894 [patent_doc_number] => 04935796 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-06-19 [patent_title] => 'Device for minimizing parasitic junction capacitances in an insulated collector vertical P-N-P transistor' [patent_app_type] => 1 [patent_app_number] => 7/154491 [patent_app_country] => US [patent_app_date] => 1988-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1291 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/935/04935796.pdf [firstpage_image] =>[orig_patent_app_number] => 154491 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2501407 [patent_doc_number] => 04868921 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-09-19 [patent_title] => 'High voltage integrated circuit devices electrically isolated from an integrated circuit substrate' [patent_app_type] => 1 [patent_app_number] => 7/152703 [patent_app_country] => US [patent_app_date] => 1988-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3628 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 376 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/868/04868921.pdf [firstpage_image] =>[orig_patent_app_number] => 152703 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2499169 [patent_doc_number] => 04843449 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-06-27 [patent_title] => 'Controllable power semiconductor' [patent_app_type] => 1 [patent_app_number] => 7/152417 [patent_app_country] => US [patent_app_date] => 1988-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3486 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/843/04843449.pdf [firstpage_image] =>[orig_patent_app_number] => 152417 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2449600 [patent_doc_number] => 04792834 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-12-20 [patent_title] => 'Semiconductor memory device with buried layer under groove capacitor' [patent_app_type] => 1 [patent_app_number] => 7/150505 [patent_app_country] => US [patent_app_date] => 1988-02-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4222 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 308 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/792/04792834.pdf [firstpage_image] =>[orig_patent_app_number] => 150505 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2644860 [patent_doc_number] => 04914502 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-04-03 [patent_title] => 'Laterally marching interconnecting lines in semiconductor intergrated circuits' [patent_app_type] => 1 [patent_app_number] => 7/147038 [patent_app_country] => US [patent_app_date] => 1988-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1824 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 210 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/914/04914502.pdf [firstpage_image] =>[orig_patent_app_number] => 147038 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2626546 [patent_doc_number] => 04894694 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-01-16 [patent_title] => 'MOSFET structure and method for making same' [patent_app_type] => 1 [patent_app_number] => 7/146068 [patent_app_country] => US [patent_app_date] => 1988-01-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2398 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/894/04894694.pdf [firstpage_image] =>[orig_patent_app_number] => 146068 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2496770 [patent_doc_number] => 04829357 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-05-09 [patent_title] => 'PNPN thyristor' [patent_app_type] => 1 [patent_app_number] => 7/136588 [patent_app_country] => US [patent_app_date] => 1987-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 17 [patent_no_of_words] => 3993 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/829/04829357.pdf [firstpage_image] =>[orig_patent_app_number] => 136588 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2449695 [patent_doc_number] => 04792839 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-12-20 [patent_title] => 'Semiconductor power circuit breaker structure obviating secondary breakdown' [patent_app_type] => 1 [patent_app_number] => 7/136449 [patent_app_country] => US [patent_app_date] => 1987-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 2318 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/792/04792839.pdf [firstpage_image] =>[orig_patent_app_number] => 136449 [rel_patent_id] =>[rel_patent_doc_number] =>)