Jessica L. Rossi

Array ( [id] => 2425852 [patent_doc_number] => 04727403 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-02-23 [patent_title] => 'Double heterojunction semiconductor device with injector' [patent_app_type] => 1 [patent_app_number] => 6/849336 [patent_app_country] => US [patent_app_date] => 1986-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8076 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 308 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/727/04727403.pdf [firstpage_image] =>[orig_patent_app_number] => 849336 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2394483 [patent_doc_number] => 04772926 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-09-20 [patent_title] => 'Insulated gate static induction type thyristor' [patent_app_type] => 1 [patent_app_number] => 6/848343 [patent_app_country] => US [patent_app_date] => 1986-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 33 [patent_no_of_words] => 9007 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 364 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/772/04772926.pdf [firstpage_image] =>[orig_patent_app_number] => 848343 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2348313 [patent_doc_number] => 04641175 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-02-03 [patent_title] => 'Bidirectional power switch with optimized emitter spacing near control electrode' [patent_app_type] => 1 [patent_app_number] => 6/851893 [patent_app_country] => US [patent_app_date] => 1986-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 26 [patent_no_of_words] => 3776 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 310 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/641/04641175.pdf [firstpage_image] =>[orig_patent_app_number] => 851893 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2326998 [patent_doc_number] => 04670764 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-06-02 [patent_title] => 'Multi-channel power JFET with buried field shaping regions' [patent_app_type] => 1 [patent_app_number] => 6/848848 [patent_app_country] => US [patent_app_date] => 1986-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 2543 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 399 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/670/04670764.pdf [firstpage_image] =>[orig_patent_app_number] => 848848 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2391376 [patent_doc_number] => 04737829 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-04-12 [patent_title] => 'Dynamic random access memory device having a plurality of one-transistor type memory cells' [patent_app_type] => 1 [patent_app_number] => 6/845297 [patent_app_country] => US [patent_app_date] => 1986-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 3504 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 406 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/737/04737829.pdf [firstpage_image] =>[orig_patent_app_number] => 845297 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2306555 [patent_doc_number] => 04673961 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-06-16 [patent_title] => 'Pressurized contact type double gate static induction thyristor' [patent_app_type] => 1 [patent_app_number] => 6/839106 [patent_app_country] => US [patent_app_date] => 1986-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 3058 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/673/04673961.pdf [firstpage_image] =>[orig_patent_app_number] => 839106 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2389527 [patent_doc_number] => 04695863 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-09-22 [patent_title] => 'Gateless protection thyristor with a thick, heavily doped central N-layer' [patent_app_type] => 1 [patent_app_number] => 6/838934 [patent_app_country] => US [patent_app_date] => 1986-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1718 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/695/04695863.pdf [firstpage_image] =>[orig_patent_app_number] => 838934 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2363060 [patent_doc_number] => 04683488 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-07-28 [patent_title] => 'Latch-up resistant CMOS structure for VLSI including retrograded wells' [patent_app_type] => 1 [patent_app_number] => 6/835447 [patent_app_country] => US [patent_app_date] => 1986-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 3857 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/683/04683488.pdf [firstpage_image] =>[orig_patent_app_number] => 835447 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2364761 [patent_doc_number] => 04694315 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-09-15 [patent_title] => 'CMOS overvoltage protection circuit utilizing thyristor and majority carrier injecting anti-parallel diode' [patent_app_type] => 1 [patent_app_number] => 6/832786 [patent_app_country] => US [patent_app_date] => 1986-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 4075 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/694/04694315.pdf [firstpage_image] =>[orig_patent_app_number] => 832786 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2429061 [patent_doc_number] => 04780751 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-10-25 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => 1 [patent_app_number] => 6/829897 [patent_app_country] => US [patent_app_date] => 1986-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 2983 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/780/04780751.pdf [firstpage_image] =>[orig_patent_app_number] => 829897 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2330924 [patent_doc_number] => 04698655 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-10-06 [patent_title] => 'Overvoltage and overtemperature protection circuit' [patent_app_type] => 1 [patent_app_number] => 6/825954 [patent_app_country] => US [patent_app_date] => 1986-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3133 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/698/04698655.pdf [firstpage_image] =>[orig_patent_app_number] => 825954 [rel_patent_id] =>[rel_patent_doc_number] =>)