Search

Jessica L. Rossi

Supervisory Patent Examiner (ID: 6887, Phone: (571)272-1223 , Office: P/4100 )

Most Active Art Unit
1733
Art Unit(s)
1791, 4132, 1733, OPT
Total Applications
436
Issued Applications
256
Pending Applications
32
Abandoned Applications
148
Applications
StatisticsSubscription-Only

Applications

Application numberTitle of the applicationFiling DateStatus
Array ( [id] => 2271819 [patent_doc_number] => 04630082 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-12-16 [patent_title] => 'Semiconductor device with multi-electrode construction equivalent to variable capacitance diode' [patent_app_type] => 1 [patent_app_number] => 6/820837 [patent_app_country] => US [patent_app_date] => 1986-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 2473 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 368 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/630/04630082.pdf [firstpage_image] =>[orig_patent_app_number] => 820837 [rel_patent_id] =>[rel_patent_doc_number] =>)
06/820837 		Semiconductor device with multi-electrode construction equivalent to variable capacitance diode Jan 21, 1986 Issued
06/816918 GATE ENHANCED RECTIFIER Jan 7, 1986 Abandoned
Array ( [id] => 2488612 [patent_doc_number] => 04823173 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-04-18 [patent_title] => 'High voltage lateral MOS structure with depleted top gate region' [patent_app_type] => 1 [patent_app_number] => 6/831384 [patent_app_country] => US [patent_app_date] => 1986-01-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 3457 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/823/04823173.pdf [firstpage_image] =>[orig_patent_app_number] => 831384 [rel_patent_id] =>[rel_patent_doc_number] =>)
06/831384 		High voltage lateral MOS structure with depleted top gate region Jan 6, 1986 Issued
Array ( [id] => 2429041 [patent_doc_number] => 04780750 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-10-25 [patent_title] => 'Electrically alterable non-volatile memory device' [patent_app_type] => 1 [patent_app_number] => 6/815869 [patent_app_country] => US [patent_app_date] => 1986-01-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 24 [patent_no_of_words] => 5181 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/780/04780750.pdf [firstpage_image] =>[orig_patent_app_number] => 815869 [rel_patent_id] =>[rel_patent_doc_number] =>)
06/815869 		Electrically alterable non-volatile memory device Jan 2, 1986 Issued
Array ( [id] => 2561552 [patent_doc_number] => 04814839 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-03-21 [patent_title] => 'Insulated gate static induction transistor and integrated circuit including same' [patent_app_type] => 1 [patent_app_number] => 6/814030 [patent_app_country] => US [patent_app_date] => 1985-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 54 [patent_no_of_words] => 10258 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 253 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/814/04814839.pdf [firstpage_image] =>[orig_patent_app_number] => 814030 [rel_patent_id] =>[rel_patent_doc_number] =>)
06/814030 		Insulated gate static induction transistor and integrated circuit including same Dec 22, 1985 Issued
06/810809 INSULATED-GATE SEMICONDUCTOR DEVICE WITH IMPROVED BASE-TO-SOURCE ELECTRODE SHORT AND METHOD OF FABRICATING SAID SHORT Dec 18, 1985 Abandoned
06/811161 SILICON TRIGGER SWITCH AND METHOD OF USE WITH A TRIAC Dec 18, 1985 Abandoned
06/810255 SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR PRODUCING THE SAME Dec 17, 1985 Abandoned
06/810437 SEMICONDUCTOR POWER CIRCUIT BREAKER STRUCTURE OBVIATING SECONDARY BREAKDOWN Dec 16, 1985 Abandoned
Array ( [id] => 2348098 [patent_doc_number] => 04641162 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-02-03 [patent_title] => 'Current limited insulated gate device' [patent_app_type] => 1 [patent_app_number] => 6/807597 [patent_app_country] => US [patent_app_date] => 1985-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4465 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 283 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/641/04641162.pdf [firstpage_image] =>[orig_patent_app_number] => 807597 [rel_patent_id] =>[rel_patent_doc_number] =>)
06/807597 		Current limited insulated gate device Dec 10, 1985 Issued
Array ( [id] => 2308697 [patent_doc_number] => 04691220 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-09-01 [patent_title] => 'Radial high voltage bidirectional switch structure with concavo-concave shaped semiconductor regions' [patent_app_type] => 1 [patent_app_number] => 6/804235 [patent_app_country] => US [patent_app_date] => 1985-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 5811 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/691/04691220.pdf [firstpage_image] =>[orig_patent_app_number] => 804235 [rel_patent_id] =>[rel_patent_doc_number] =>)
06/804235 		Radial high voltage bidirectional switch structure with concavo-concave shaped semiconductor regions Dec 2, 1985 Issued
06/801870 HIGH VOLTAGE MOS TRANSISTOR Nov 25, 1985 Abandoned
Array ( [id] => 2224315 [patent_doc_number] => 04591895 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-05-27 [patent_title] => 'CMOS circuit with separate power lines to suppress latchup' [patent_app_type] => 1 [patent_app_number] => 6/785040 [patent_app_country] => US [patent_app_date] => 1985-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 2897 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 304 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/591/04591895.pdf [firstpage_image] =>[orig_patent_app_number] => 785040 [rel_patent_id] =>[rel_patent_doc_number] =>)
06/785040 		CMOS circuit with separate power lines to suppress latchup Oct 7, 1985 Issued
06/786151 SEMICONDUCTOR DEVICES AND THEIR MANUFACTURE Oct 7, 1985 Abandoned
Array ( [id] => 2303457 [patent_doc_number] => 04682195 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-07-21 [patent_title] => 'Insulated gate device with configured emitter contact pad' [patent_app_type] => 1 [patent_app_number] => 6/781383 [patent_app_country] => US [patent_app_date] => 1985-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 4907 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 274 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/682/04682195.pdf [firstpage_image] =>[orig_patent_app_number] => 781383 [rel_patent_id] =>[rel_patent_doc_number] =>)
06/781383 		Insulated gate device with configured emitter contact pad Sep 29, 1985 Issued
06/777558 SEMICONDUCTOR DEVICE AND A PROCESS FOR PRODUCING A SEMICONDUCTOR DEVICE Sep 17, 1985 Abandoned
Array ( [id] => 2351437 [patent_doc_number] => 04649414 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-03-10 [patent_title] => 'PNPN semiconductor switches' [patent_app_type] => 1 [patent_app_number] => 6/778164 [patent_app_country] => US [patent_app_date] => 1985-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 4821 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 330 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/649/04649414.pdf [firstpage_image] =>[orig_patent_app_number] => 778164 [rel_patent_id] =>[rel_patent_doc_number] =>)
06/778164 		PNPN semiconductor switches Sep 17, 1985 Issued
06/774195 HIGH VOLTAGE SEMICONDUCTOR DEVICES WITH REDUCED ON-RESISTANCE Sep 8, 1985 Abandoned
Array ( [id] => 2609449 [patent_doc_number] => 04931848 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-06-05 [patent_title] => 'Thyristor having increased dI/dt stability' [patent_app_type] => 1 [patent_app_number] => 6/770887 [patent_app_country] => US [patent_app_date] => 1985-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3294 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 300 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/931/04931848.pdf [firstpage_image] =>[orig_patent_app_number] => 770887 [rel_patent_id] =>[rel_patent_doc_number] =>)
06/770887 		Thyristor having increased dI/dt stability Aug 29, 1985 Issued
06/769792 SEMICONDUCTOR DEVICE INCLUDING GATE PROTECTION CIRCUIT Aug 25, 1985 Abandoned
Menu