
Ji H. Bae
Examiner (ID: 11054, Phone: (571)272-7181 , Office: P/2115 )
| Most Active Art Unit | 2115 |
| Art Unit(s) | 2187, 2115, 2176, 2118 |
| Total Applications | 984 |
| Issued Applications | 775 |
| Pending Applications | 53 |
| Abandoned Applications | 166 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 384735
[patent_doc_number] => 07308566
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-12-11
[patent_title] => 'System and method for configuring lockstep mode of a processor module'
[patent_app_type] => utility
[patent_app_number] => 10/973004
[patent_app_country] => US
[patent_app_date] => 2004-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6058
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/308/07308566.pdf
[firstpage_image] =>[orig_patent_app_number] => 10973004
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/973004 | System and method for configuring lockstep mode of a processor module | Oct 24, 2004 | Issued |
Array
(
[id] => 404222
[patent_doc_number] => 07293167
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-11-06
[patent_title] => 'Method and apparatus for driving a non-native SATA hard disk'
[patent_app_type] => utility
[patent_app_number] => 10/965405
[patent_app_country] => US
[patent_app_date] => 2004-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 2231
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/293/07293167.pdf
[firstpage_image] =>[orig_patent_app_number] => 10965405
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/965405 | Method and apparatus for driving a non-native SATA hard disk | Oct 13, 2004 | Issued |
Array
(
[id] => 400628
[patent_doc_number] => 07296164
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-11-13
[patent_title] => 'Power management scheme for external batteries'
[patent_app_type] => utility
[patent_app_number] => 10/963679
[patent_app_country] => US
[patent_app_date] => 2004-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 5077
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/296/07296164.pdf
[firstpage_image] =>[orig_patent_app_number] => 10963679
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/963679 | Power management scheme for external batteries | Oct 12, 2004 | Issued |
Array
(
[id] => 427855
[patent_doc_number] => 07272731
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-09-18
[patent_title] => 'Information handling system having reduced power consumption'
[patent_app_type] => utility
[patent_app_number] => 10/964153
[patent_app_country] => US
[patent_app_date] => 2004-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2391
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/272/07272731.pdf
[firstpage_image] =>[orig_patent_app_number] => 10964153
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/964153 | Information handling system having reduced power consumption | Oct 12, 2004 | Issued |
Array
(
[id] => 469516
[patent_doc_number] => 07240232
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-07-03
[patent_title] => 'Connection device capable of converting a pixel clock to a character clock'
[patent_app_type] => utility
[patent_app_number] => 10/711508
[patent_app_country] => US
[patent_app_date] => 2004-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2082
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/240/07240232.pdf
[firstpage_image] =>[orig_patent_app_number] => 10711508
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/711508 | Connection device capable of converting a pixel clock to a character clock | Sep 22, 2004 | Issued |
Array
(
[id] => 5830702
[patent_doc_number] => 20060064606
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-23
[patent_title] => 'A METHOD AND APPARATUS FOR CONTROLLING POWER CONSUMPTION IN AN INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 10/711485
[patent_app_country] => US
[patent_app_date] => 2004-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2642
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0064/20060064606.pdf
[firstpage_image] =>[orig_patent_app_number] => 10711485
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/711485 | A METHOD AND APPARATUS FOR CONTROLLING POWER CONSUMPTION IN AN INTEGRATED CIRCUIT | Sep 20, 2004 | Abandoned |
Array
(
[id] => 444433
[patent_doc_number] => 07260728
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-08-21
[patent_title] => 'Windows-based power management method and related portable device'
[patent_app_type] => utility
[patent_app_number] => 10/711356
[patent_app_country] => US
[patent_app_date] => 2004-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3740
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/260/07260728.pdf
[firstpage_image] =>[orig_patent_app_number] => 10711356
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/711356 | Windows-based power management method and related portable device | Sep 12, 2004 | Issued |
Array
(
[id] => 5906878
[patent_doc_number] => 20060047939
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-02
[patent_title] => 'METHOD AND APPARATUS FOR INITIALIZING MULTIPLE PROCESSORS RESIDING IN AN INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 10/711204
[patent_app_country] => US
[patent_app_date] => 2004-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 953
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0047/20060047939.pdf
[firstpage_image] =>[orig_patent_app_number] => 10711204
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/711204 | METHOD AND APPARATUS FOR INITIALIZING MULTIPLE PROCESSORS RESIDING IN AN INTEGRATED CIRCUIT | Aug 31, 2004 | Abandoned |
Array
(
[id] => 321394
[patent_doc_number] => 07523331
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-04-21
[patent_title] => 'Power saving operation of an apparatus with a cache memory'
[patent_app_type] => utility
[patent_app_number] => 10/571636
[patent_app_country] => US
[patent_app_date] => 2004-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 2852
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 253
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/523/07523331.pdf
[firstpage_image] =>[orig_patent_app_number] => 10571636
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/571636 | Power saving operation of an apparatus with a cache memory | Aug 29, 2004 | Issued |
Array
(
[id] => 5727891
[patent_doc_number] => 20060058652
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-16
[patent_title] => 'Ultrasound system power management'
[patent_app_type] => utility
[patent_app_number] => 10/924390
[patent_app_country] => US
[patent_app_date] => 2004-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 5431
[patent_no_of_claims] => 48
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0058/20060058652.pdf
[firstpage_image] =>[orig_patent_app_number] => 10924390
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/924390 | Ultrasound system power management | Aug 23, 2004 | Issued |
Array
(
[id] => 388684
[patent_doc_number] => 07305570
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-12-04
[patent_title] => 'Failsafe slave mechanism for mission critical applications'
[patent_app_type] => utility
[patent_app_number] => 10/919083
[patent_app_country] => US
[patent_app_date] => 2004-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 4905
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/305/07305570.pdf
[firstpage_image] =>[orig_patent_app_number] => 10919083
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/919083 | Failsafe slave mechanism for mission critical applications | Aug 15, 2004 | Issued |
Array
(
[id] => 852114
[patent_doc_number] => 07383430
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-06-03
[patent_title] => 'System and method for validating resource groups'
[patent_app_type] => utility
[patent_app_number] => 10/918161
[patent_app_country] => US
[patent_app_date] => 2004-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 10891
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/383/07383430.pdf
[firstpage_image] =>[orig_patent_app_number] => 10918161
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/918161 | System and method for validating resource groups | Aug 12, 2004 | Issued |
Array
(
[id] => 444435
[patent_doc_number] => 07260729
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-08-21
[patent_title] => 'Home network station with streaming media function and power control method thereof'
[patent_app_type] => utility
[patent_app_number] => 10/917297
[patent_app_country] => US
[patent_app_date] => 2004-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 15
[patent_no_of_words] => 8069
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 299
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/260/07260729.pdf
[firstpage_image] =>[orig_patent_app_number] => 10917297
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/917297 | Home network station with streaming media function and power control method thereof | Aug 12, 2004 | Issued |
Array
(
[id] => 5798477
[patent_doc_number] => 20060034403
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-16
[patent_title] => 'Phase-locked loop having dynamically adjustable up/down pulse widths'
[patent_app_type] => utility
[patent_app_number] => 10/918301
[patent_app_country] => US
[patent_app_date] => 2004-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4022
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0034/20060034403.pdf
[firstpage_image] =>[orig_patent_app_number] => 10918301
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/918301 | Phase-locked loop having dynamically adjustable up/down pulse widths | Aug 12, 2004 | Issued |
Array
(
[id] => 598354
[patent_doc_number] => 07451332
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-11-11
[patent_title] => 'Methods and apparatuses for controlling the temperature of a data processing system'
[patent_app_type] => utility
[patent_app_number] => 10/917719
[patent_app_country] => US
[patent_app_date] => 2004-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 16562
[patent_no_of_claims] => 53
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/451/07451332.pdf
[firstpage_image] =>[orig_patent_app_number] => 10917719
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/917719 | Methods and apparatuses for controlling the temperature of a data processing system | Aug 11, 2004 | Issued |
Array
(
[id] => 97343
[patent_doc_number] => 07739527
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-15
[patent_title] => 'System and method to enable processor management policy in a multi-processor environment'
[patent_app_type] => utility
[patent_app_number] => 10/917164
[patent_app_country] => US
[patent_app_date] => 2004-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3786
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/739/07739527.pdf
[firstpage_image] =>[orig_patent_app_number] => 10917164
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/917164 | System and method to enable processor management policy in a multi-processor environment | Aug 10, 2004 | Issued |
Array
(
[id] => 5706658
[patent_doc_number] => 20060195706
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-08-31
[patent_title] => 'Dynamic memory buffer'
[patent_app_type] => utility
[patent_app_number] => 10/568373
[patent_app_country] => US
[patent_app_date] => 2004-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5831
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0195/20060195706.pdf
[firstpage_image] =>[orig_patent_app_number] => 10568373
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/568373 | Dynamic memory buffer | Aug 4, 2004 | Issued |
Array
(
[id] => 79517
[patent_doc_number] => 07752471
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-07-06
[patent_title] => 'Adaptive USB mass storage devices that reduce power consumption'
[patent_app_type] => utility
[patent_app_number] => 10/911840
[patent_app_country] => US
[patent_app_date] => 2004-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3388
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/752/07752471.pdf
[firstpage_image] =>[orig_patent_app_number] => 10911840
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/911840 | Adaptive USB mass storage devices that reduce power consumption | Aug 3, 2004 | Issued |
Array
(
[id] => 806149
[patent_doc_number] => 07424601
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-09-09
[patent_title] => 'Methods and systems for running multiple operating systems in a single mobile device'
[patent_app_type] => utility
[patent_app_number] => 10/710387
[patent_app_country] => US
[patent_app_date] => 2004-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 7646
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/424/07424601.pdf
[firstpage_image] =>[orig_patent_app_number] => 10710387
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/710387 | Methods and systems for running multiple operating systems in a single mobile device | Jul 6, 2004 | Issued |
Array
(
[id] => 7063094
[patent_doc_number] => 20050005051
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-06
[patent_title] => 'CIRCUIT AND METHOD FOR ALIGNING DATA TRANSMITTING TIMING OF A PLURALITY OF LANES'
[patent_app_type] => utility
[patent_app_number] => 10/710264
[patent_app_country] => US
[patent_app_date] => 2004-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6384
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0005/20050005051.pdf
[firstpage_image] =>[orig_patent_app_number] => 10710264
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/710264 | Circuit and method for aligning transmitted data by adjusting transmission timing for a plurality of lanes | Jun 29, 2004 | Issued |