Ji H. Bae

Array ( [id] => 7036248 [patent_doc_number] => 20050033952 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-10 [patent_title] => 'Dynamic scheduling of diagnostic tests to be performed during a system boot process' [patent_app_type] => utility [patent_app_number] => 10/636061 [patent_app_country] => US [patent_app_date] => 2003-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3112 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0033/20050033952.pdf [firstpage_image] =>[orig_patent_app_number] => 10636061 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 535125 [patent_doc_number] => 07194642 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-03-20 [patent_title] => 'Technique to coordinate servicing of multiple network interfaces' [patent_app_type] => utility [patent_app_number] => 10/634602 [patent_app_country] => US [patent_app_date] => 2003-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4720 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/194/07194642.pdf [firstpage_image] =>[orig_patent_app_number] => 10634602 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 258170 [patent_doc_number] => 07577858 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-08-18 [patent_title] => 'Method for reducing power consumption in a state retaining circuit, state retaining circuit and electronic device' [patent_app_type] => utility [patent_app_number] => 10/525488 [patent_app_country] => US [patent_app_date] => 2003-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 6867 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/577/07577858.pdf [firstpage_image] =>[orig_patent_app_number] => 10525488 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7412627 [patent_doc_number] => 20040025003 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-05 [patent_title] => 'Method of storing BIOS modules and transferring them to memory for execution' [patent_app_type] => new [patent_app_number] => 10/629191 [patent_app_country] => US [patent_app_date] => 2003-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4791 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20040025003.pdf [firstpage_image] =>[orig_patent_app_number] => 10629191 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 535095 [patent_doc_number] => 07194639 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-03-20 [patent_title] => 'Power adapter and broadband line extender system and method' [patent_app_type] => utility [patent_app_number] => 10/610750 [patent_app_country] => US [patent_app_date] => 2003-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2394 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/194/07194639.pdf [firstpage_image] =>[orig_patent_app_number] => 10610750 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7449338 [patent_doc_number] => 20040268116 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-30 [patent_title] => 'Fault tolerant recovery block with reduced flash footprint' [patent_app_type] => new [patent_app_number] => 10/609764 [patent_app_country] => US [patent_app_date] => 2003-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5635 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0268/20040268116.pdf [firstpage_image] =>[orig_patent_app_number] => 10609764 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 653654 [patent_doc_number] => 07114085 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-09-26 [patent_title] => 'Portable storage device startup' [patent_app_type] => utility [patent_app_number] => 10/610617 [patent_app_country] => US [patent_app_date] => 2003-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 13 [patent_no_of_words] => 3405 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/114/07114085.pdf [firstpage_image] =>[orig_patent_app_number] => 10610617 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7449295 [patent_doc_number] => 20040268108 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-30 [patent_title] => 'Parallel execution of enhanced EFI based BIOS drivers on a multi-processor or hyper-threading enabled platform' [patent_app_type] => new [patent_app_number] => 10/610838 [patent_app_country] => US [patent_app_date] => 2003-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3248 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 35 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0268/20040268108.pdf [firstpage_image] =>[orig_patent_app_number] => 10610838 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 633380 [patent_doc_number] => 07134007 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-11-07 [patent_title] => 'Method for sharing firmware across heterogeneous processor architectures' [patent_app_type] => utility [patent_app_number] => 10/610606 [patent_app_country] => US [patent_app_date] => 2003-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5477 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/134/07134007.pdf [firstpage_image] =>[orig_patent_app_number] => 10610606 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 649068 [patent_doc_number] => 07120786 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-10 [patent_title] => 'Booting from a compressed image' [patent_app_type] => utility [patent_app_number] => 10/608350 [patent_app_country] => US [patent_app_date] => 2003-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5881 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/120/07120786.pdf [firstpage_image] =>[orig_patent_app_number] => 10608350 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7449279 [patent_doc_number] => 20040268106 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-30 [patent_title] => 'Method and system for detecting the validity of and recovering configuration data' [patent_app_type] => new [patent_app_number] => 10/608253 [patent_app_country] => US [patent_app_date] => 2003-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6309 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0268/20040268106.pdf [firstpage_image] =>[orig_patent_app_number] => 10608253 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4499108 [patent_doc_number] => 07886164 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-02-08 [patent_title] => 'Processor temperature adjustment system and method' [patent_app_type] => utility [patent_app_number] => 10/449942 [patent_app_country] => US [patent_app_date] => 2003-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 11047 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/886/07886164.pdf [firstpage_image] =>[orig_patent_app_number] => 10449942 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4586734 [patent_doc_number] => 07849332 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-12-07 [patent_title] => 'Processor voltage adjustment system and method' [patent_app_type] => utility [patent_app_number] => 10/448891 [patent_app_country] => US [patent_app_date] => 2003-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 18 [patent_no_of_words] => 11721 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/849/07849332.pdf [firstpage_image] =>[orig_patent_app_number] => 10448891 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 753301 [patent_doc_number] => 07028209 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-11 [patent_title] => 'I2C repeater with voltage translation' [patent_app_type] => utility [patent_app_number] => 10/436837 [patent_app_country] => US [patent_app_date] => 2003-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3750 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/028/07028209.pdf [firstpage_image] =>[orig_patent_app_number] => 10436837 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5695915 [patent_doc_number] => 20060156062 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-13 [patent_title] => 'Method for effecting the controlled shutdown of data processing units' [patent_app_type] => utility [patent_app_number] => 10/514850 [patent_app_country] => US [patent_app_date] => 2003-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2557 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0156/20060156062.pdf [firstpage_image] =>[orig_patent_app_number] => 10514850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 702236 [patent_doc_number] => 07073077 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-07-04 [patent_title] => 'Apparatus for cutting power to processing circuitry in a network interface' [patent_app_type] => utility [patent_app_number] => 10/435490 [patent_app_country] => US [patent_app_date] => 2003-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2381 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/073/07073077.pdf [firstpage_image] =>[orig_patent_app_number] => 10435490 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7321474 [patent_doc_number] => 20040225902 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-11 [patent_title] => 'Method and apparatus for dynamic power management in a processor system' [patent_app_type] => new [patent_app_number] => 10/434515 [patent_app_country] => US [patent_app_date] => 2003-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3418 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0225/20040225902.pdf [firstpage_image] =>[orig_patent_app_number] => 10434515 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7408048 [patent_doc_number] => 20040019813 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-29 [patent_title] => 'Recording/playback apparatus and power control method' [patent_app_type] => new [patent_app_number] => 10/428064 [patent_app_country] => US [patent_app_date] => 2003-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4007 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0019/20040019813.pdf [firstpage_image] =>[orig_patent_app_number] => 10428064 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 434981 [patent_doc_number] => 07266679 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-09-04 [patent_title] => 'System and method for reducing instability in an information handling system' [patent_app_type] => utility [patent_app_number] => 10/427238 [patent_app_country] => US [patent_app_date] => 2003-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 5116 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/266/07266679.pdf [firstpage_image] =>[orig_patent_app_number] => 10427238 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 633418 [patent_doc_number] => 07134028 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-11-07 [patent_title] => 'Processor with low overhead predictive supply voltage gating for leakage power reduction' [patent_app_type] => utility [patent_app_number] => 10/428170 [patent_app_country] => US [patent_app_date] => 2003-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7705 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/134/07134028.pdf [firstpage_image] =>[orig_patent_app_number] => 10428170 [rel_patent_id] =>[rel_patent_doc_number] =>)