Ji H. Bae

Array ( [id] => 9209945 [patent_doc_number] => 20140009122 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2014-01-09 [patent_title] => 'APPARATUS AND METHOD FOR CHARGING A LITHIUM BATTERY' [patent_app_type] => utility [patent_app_number] => 14/005769 [patent_app_country] => US [patent_app_date] => 2011-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5237 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14005769 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7493379 [patent_doc_number] => 20110239171 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-29 [patent_title] => 'Staged Scenario Generation' [patent_app_type] => utility [patent_app_number] => 13/150607 [patent_app_country] => US [patent_app_date] => 2011-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2870 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0239/20110239171.pdf [firstpage_image] =>[orig_patent_app_number] => 13150607 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8389162 [patent_doc_number] => 08266574 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-11 [patent_title] => 'Method of optimizing parameters of electronic components on printed circuit boards' [patent_app_type] => utility [patent_app_number] => 13/094807 [patent_app_country] => US [patent_app_date] => 2011-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 14 [patent_no_of_words] => 1881 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 284 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13094807 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6117354 [patent_doc_number] => 20110191726 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-08-04 [patent_title] => 'Selective Optical Proximity Layout Design Data Correction' [patent_app_type] => utility [patent_app_number] => 13/085096 [patent_app_country] => US [patent_app_date] => 2011-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5246 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0191/20110191726.pdf [firstpage_image] =>[orig_patent_app_number] => 13085096 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9202834 [patent_doc_number] => 20140002011 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2014-01-02 [patent_title] => 'ADAPTER, AND VEHICLE AND METHOD FOR PERFORMING POWER FEEDING USING ADAPTER' [patent_app_type] => utility [patent_app_number] => 14/005353 [patent_app_country] => US [patent_app_date] => 2011-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 12568 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14005353 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7490944 [patent_doc_number] => 20110252389 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-13 [patent_title] => 'REDUCING CRITICAL CYCLE DELAY IN AN INTEGRATED CIRCUIT DESIGN THROUGH USE OF SEQUENTIAL SLACK' [patent_app_type] => utility [patent_app_number] => 13/053044 [patent_app_country] => US [patent_app_date] => 2011-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 27385 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0252/20110252389.pdf [firstpage_image] =>[orig_patent_app_number] => 13053044 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8716270 [patent_doc_number] => 08402422 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-03-19 [patent_title] => 'Wiring design device, method and recording medium' [patent_app_type] => utility [patent_app_number] => 13/048687 [patent_app_country] => US [patent_app_date] => 2011-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 34 [patent_figures_cnt] => 57 [patent_no_of_words] => 10909 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 202 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13048687 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8583370 [patent_doc_number] => 20130002191 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-01-03 [patent_title] => 'METHOD AND APPARATUS FOR WIRELESSLY CHARGING A MOBILE TERMINAL' [patent_app_type] => utility [patent_app_number] => 13/634488 [patent_app_country] => US [patent_app_date] => 2011-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4384 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13634488 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9220694 [patent_doc_number] => 20140015469 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2014-01-16 [patent_title] => 'Battery Management System For A Distributed Energy Storage System, and Applications Thereof' [patent_app_type] => utility [patent_app_number] => 13/634217 [patent_app_country] => US [patent_app_date] => 2011-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 9148 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13634217 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8395668 [patent_doc_number] => 20120233504 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-09-13 [patent_title] => 'FUNCTIONAL FABRIC BASED TEST ACCESS MECHANISM FOR SOCS' [patent_app_type] => utility [patent_app_number] => 13/044257 [patent_app_country] => US [patent_app_date] => 2011-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7788 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13044257 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9276120 [patent_doc_number] => 08640068 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-01-28 [patent_title] => 'Methods and systems configured to compute a guard zone of a three-dimensional object' [patent_app_type] => utility [patent_app_number] => 13/497477 [patent_app_country] => US [patent_app_date] => 2011-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 19 [patent_no_of_words] => 14583 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13497477 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8564100 [patent_doc_number] => 20120326671 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-12-27 [patent_title] => 'BALANCING THE STATES OF CHARGE OF CHARGE ACCUMULATORS' [patent_app_type] => utility [patent_app_number] => 13/582428 [patent_app_country] => US [patent_app_date] => 2011-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5745 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13582428 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8763396 [patent_doc_number] => 08423935 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-04-16 [patent_title] => 'Method and apparatus for verifying output-based clock gating' [patent_app_type] => utility [patent_app_number] => 13/035767 [patent_app_country] => US [patent_app_date] => 2011-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 6630 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 204 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13035767 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9444370 [patent_doc_number] => 08713506 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-04-29 [patent_title] => 'System and method for employing signoff-quality timing analysis information concurrently in multiple scenarios to reduce dynamic power in an electronic circuit and an apparatus incorporating the same' [patent_app_type] => utility [patent_app_number] => 13/034167 [patent_app_country] => US [patent_app_date] => 2011-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 6351 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13034167 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9404867 [patent_doc_number] => 08694931 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2014-04-08 [patent_title] => 'Systems and methods for super-threading of integrated circuit design programs' [patent_app_type] => utility [patent_app_number] => 13/031215 [patent_app_country] => US [patent_app_date] => 2011-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 29 [patent_no_of_words] => 18229 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13031215 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7698953 [patent_doc_number] => 20110227637 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-22 [patent_title] => 'Method and Apparatus Improving Gate Oxide Reliability by Controlling Accumulated Charge' [patent_app_type] => utility [patent_app_number] => 13/028144 [patent_app_country] => US [patent_app_date] => 2011-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 30124 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0227/20110227637.pdf [firstpage_image] =>[orig_patent_app_number] => 13028144 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9089548 [patent_doc_number] => 08560996 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-10-15 [patent_title] => 'Method and system for preparing modularized circuit designs for dynamic partial reconfiguration of programmable logic' [patent_app_type] => utility [patent_app_number] => 13/027667 [patent_app_country] => US [patent_app_date] => 2011-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4108 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13027667 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8752277 [patent_doc_number] => 08418121 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-04-09 [patent_title] => 'Measure of analysis performed in property checking' [patent_app_type] => utility [patent_app_number] => 13/027090 [patent_app_country] => US [patent_app_date] => 2011-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 6243 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13027090 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8337433 [patent_doc_number] => 20120204135 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-08-09 [patent_title] => 'METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE USING A MODELING ALGORITHM TO MODEL THE PROXIMITY EFFECT FROM THE SUB-LAYER' [patent_app_type] => utility [patent_app_number] => 13/021367 [patent_app_country] => US [patent_app_date] => 2011-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5698 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13021367 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10573724 [patent_doc_number] => 09296349 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2016-03-29 [patent_title] => 'Vehicle and external power feeding apparatus' [patent_app_type] => utility [patent_app_number] => 13/979259 [patent_app_country] => US [patent_app_date] => 2011-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 16 [patent_no_of_words] => 8227 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13979259 [rel_patent_id] =>[rel_patent_doc_number] =>)