
Jin Cheng Wang
Examiner (ID: 15531, Phone: (571)272-7665 , Office: P/2618 )
| Most Active Art Unit | 2618 |
| Art Unit(s) | 2677, 2628, 2617, 2618, 2613, 2672 |
| Total Applications | 1159 |
| Issued Applications | 639 |
| Pending Applications | 80 |
| Abandoned Applications | 452 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18935577
[patent_doc_number] => 11888021
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-30
[patent_title] => Reduced ESR in trench capacitor
[patent_app_type] => utility
[patent_app_number] => 17/489199
[patent_app_country] => US
[patent_app_date] => 2021-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 4769
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17489199
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/489199 | Reduced ESR in trench capacitor | Sep 28, 2021 | Issued |
Array
(
[id] => 18593330
[patent_doc_number] => 11742241
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-29
[patent_title] => ALD (atomic layer deposition) liner for via profile control and related applications
[patent_app_type] => utility
[patent_app_number] => 17/487987
[patent_app_country] => US
[patent_app_date] => 2021-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 29
[patent_no_of_words] => 7168
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17487987
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/487987 | ALD (atomic layer deposition) liner for via profile control and related applications | Sep 27, 2021 | Issued |
Array
(
[id] => 17448292
[patent_doc_number] => 20220068797
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => ON-CHIP CAPACITORS IN SEMICONDUCTOR DEVICES AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/488287
[patent_app_country] => US
[patent_app_date] => 2021-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12490
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17488287
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/488287 | On-chip capacitors in semiconductor devices and methods for forming the same | Sep 27, 2021 | Issued |
Array
(
[id] => 17319176
[patent_doc_number] => 20210408226
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-30
[patent_title] => METAL CAPACITOR
[patent_app_type] => utility
[patent_app_number] => 17/471216
[patent_app_country] => US
[patent_app_date] => 2021-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9225
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17471216
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/471216 | Metal capacitor | Sep 9, 2021 | Issued |
Array
(
[id] => 18175239
[patent_doc_number] => 11574958
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-07
[patent_title] => Memory device
[patent_app_type] => utility
[patent_app_number] => 17/470839
[patent_app_country] => US
[patent_app_date] => 2021-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 58
[patent_figures_cnt] => 85
[patent_no_of_words] => 27527
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17470839
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/470839 | Memory device | Sep 8, 2021 | Issued |
Array
(
[id] => 17318989
[patent_doc_number] => 20210408039
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-30
[patent_title] => Memory Arrays and Methods Used in Forming a Memory Array Comprising Strings of Memory Cells
[patent_app_type] => utility
[patent_app_number] => 17/468170
[patent_app_country] => US
[patent_app_date] => 2021-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5783
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17468170
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/468170 | Memory arrays and methods used in forming a memory array comprising strings of memory cells | Sep 6, 2021 | Issued |
Array
(
[id] => 18222275
[patent_doc_number] => 20230061269
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => PACKAGE STRUCTURES AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/460705
[patent_app_country] => US
[patent_app_date] => 2021-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8673
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17460705
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/460705 | Package structures and method for forming the same | Aug 29, 2021 | Issued |
Array
(
[id] => 17295385
[patent_doc_number] => 20210391224
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-16
[patent_title] => SILICIDE FORMATION FOR SOURCE/DRAIN CONTACT IN A VERTICAL TRANSPORT FIELD-EFFECT TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 17/458777
[patent_app_country] => US
[patent_app_date] => 2021-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6693
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17458777
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/458777 | Silicide formation for source/drain contact in a vertical transport field-effect transistor | Aug 26, 2021 | Issued |
Array
(
[id] => 19108766
[patent_doc_number] => 11961880
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-16
[patent_title] => Metal-insulator-metal structure
[patent_app_type] => utility
[patent_app_number] => 17/397400
[patent_app_country] => US
[patent_app_date] => 2021-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8271
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17397400
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/397400 | Metal-insulator-metal structure | Aug 8, 2021 | Issued |
Array
(
[id] => 18579084
[patent_doc_number] => 11735624
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-22
[patent_title] => Multi-lateral recessed MIM structure
[patent_app_type] => utility
[patent_app_number] => 17/361723
[patent_app_country] => US
[patent_app_date] => 2021-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 27
[patent_no_of_words] => 10814
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17361723
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/361723 | Multi-lateral recessed MIM structure | Jun 28, 2021 | Issued |
Array
(
[id] => 18494180
[patent_doc_number] => 11699601
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-11
[patent_title] => Substrate processing method
[patent_app_type] => utility
[patent_app_number] => 17/359629
[patent_app_country] => US
[patent_app_date] => 2021-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 48
[patent_no_of_words] => 20330
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 518
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17359629
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/359629 | Substrate processing method | Jun 26, 2021 | Issued |
Array
(
[id] => 18097671
[patent_doc_number] => 20220416012
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-29
[patent_title] => CAPACITOR, SEMICONDUCTOR DEVICE, AND METHOD FOR PREPARING CAPACITOR
[patent_app_type] => utility
[patent_app_number] => 17/358195
[patent_app_country] => US
[patent_app_date] => 2021-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4475
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17358195
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/358195 | Capacitor, semiconductor device, and method for preparing capacitor | Jun 24, 2021 | Issued |
Array
(
[id] => 17949671
[patent_doc_number] => 20220336690
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => NON-DIFFUSION TYPE PHOTODIODE
[patent_app_type] => utility
[patent_app_number] => 17/356711
[patent_app_country] => US
[patent_app_date] => 2021-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2404
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17356711
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/356711 | Non-diffusion type photodiode | Jun 23, 2021 | Issued |
Array
(
[id] => 17115664
[patent_doc_number] => 20210296261
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-23
[patent_title] => METHOD FOR FABRICATING SUBSTRATE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/337770
[patent_app_country] => US
[patent_app_date] => 2021-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3426
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17337770
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/337770 | Method for fabricating substrate structure | Jun 2, 2021 | Issued |
Array
(
[id] => 18761618
[patent_doc_number] => 11812674
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-07
[patent_title] => Systems and methods for phase change material based thermal assessment
[patent_app_type] => utility
[patent_app_number] => 17/336217
[patent_app_country] => US
[patent_app_date] => 2021-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7476
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17336217
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/336217 | Systems and methods for phase change material based thermal assessment | May 31, 2021 | Issued |
Array
(
[id] => 18073938
[patent_doc_number] => 11532782
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-20
[patent_title] => Semiconductor devices including spin-orbit torque line and contact plug
[patent_app_type] => utility
[patent_app_number] => 17/330969
[patent_app_country] => US
[patent_app_date] => 2021-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 6170
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17330969
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/330969 | Semiconductor devices including spin-orbit torque line and contact plug | May 25, 2021 | Issued |
Array
(
[id] => 18983697
[patent_doc_number] => 11908887
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-20
[patent_title] => Capacitor and semiconductor device including the same
[patent_app_type] => utility
[patent_app_number] => 17/307592
[patent_app_country] => US
[patent_app_date] => 2021-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 6929
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17307592
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/307592 | Capacitor and semiconductor device including the same | May 3, 2021 | Issued |
Array
(
[id] => 17022683
[patent_doc_number] => 20210246554
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-12
[patent_title] => Substrate Processing Apparatus and Method of Manufacturing Semiconductor Device
[patent_app_type] => utility
[patent_app_number] => 17/246049
[patent_app_country] => US
[patent_app_date] => 2021-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15971
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 423
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17246049
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/246049 | Substrate processing apparatus and method of manufacturing semiconductor device | Apr 29, 2021 | Issued |
Array
(
[id] => 18402181
[patent_doc_number] => 11664330
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-30
[patent_title] => Semiconductor package
[patent_app_type] => utility
[patent_app_number] => 17/220495
[patent_app_country] => US
[patent_app_date] => 2021-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 6724
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17220495
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/220495 | Semiconductor package | Mar 31, 2021 | Issued |
Array
(
[id] => 17485938
[patent_doc_number] => 20220093442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-24
[patent_title] => SEMICONDUCTOR SUBSTRATE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/194506
[patent_app_country] => US
[patent_app_date] => 2021-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4927
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17194506
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/194506 | Semiconductor substrate and method of manufacturing semiconductor device | Mar 7, 2021 | Issued |