
John A. Bodnar
Examiner (ID: 16731, Phone: (571)272-4660 , Office: P/2893 )
| Most Active Art Unit | 2893 |
| Art Unit(s) | 2893 |
| Total Applications | 735 |
| Issued Applications | 584 |
| Pending Applications | 85 |
| Abandoned Applications | 99 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17566583
[patent_doc_number] => 20220130732
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-28
[patent_title] => OXYGEN VACANCY PASSIVATION IN HIGH-K DIELECTRICS FOR VERTICAL TRANSPORT FIELD EFFECT TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 17/570442
[patent_app_country] => US
[patent_app_date] => 2022-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8588
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17570442
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/570442 | Oxygen vacancy passivation in high-k dielectrics for vertical transport field effect transistor | Jan 6, 2022 | Issued |
Array
(
[id] => 17949546
[patent_doc_number] => 20220336565
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/567226
[patent_app_country] => US
[patent_app_date] => 2022-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12732
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17567226
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/567226 | Display device | Jan 2, 2022 | Issued |
Array
(
[id] => 19781498
[patent_doc_number] => 12230536
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2025-02-18
[patent_title] => Self-assembled guided hole and via patterning over grating
[patent_app_type] => utility
[patent_app_number] => 17/559490
[patent_app_country] => US
[patent_app_date] => 2021-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 29
[patent_no_of_words] => 17851
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17559490
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/559490 | Self-assembled guided hole and via patterning over grating | Dec 21, 2021 | Issued |
Array
(
[id] => 18442262
[patent_doc_number] => 20230189558
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-15
[patent_title] => DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 17/622824
[patent_app_country] => US
[patent_app_date] => 2021-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7132
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17622824
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/622824 | Display panel | Dec 20, 2021 | Issued |
Array
(
[id] => 17523255
[patent_doc_number] => 20220109104
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-07
[patent_title] => FABRICATION METHOD OF MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/551214
[patent_app_country] => US
[patent_app_date] => 2021-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3576
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17551214
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/551214 | Fabrication method of memory device | Dec 14, 2021 | Issued |
Array
(
[id] => 18148166
[patent_doc_number] => 20230022023
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-26
[patent_title] => FILM DEPOSITION METHOD AND ELEMENT INCLUDING FILM DEPOSITED BY THE FILM DEPOSITION METHOD
[patent_app_type] => utility
[patent_app_number] => 17/548997
[patent_app_country] => US
[patent_app_date] => 2021-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9910
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17548997
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/548997 | Film deposition method and element including film deposited by the film deposition method | Dec 12, 2021 | Issued |
Array
(
[id] => 17509172
[patent_doc_number] => 20220102275
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-31
[patent_title] => STANDARD CELL LAYOUT ARCHITECTURES AND DRAWING STYLES FOR 5NM AND BEYOND
[patent_app_type] => utility
[patent_app_number] => 17/548371
[patent_app_country] => US
[patent_app_date] => 2021-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6299
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17548371
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/548371 | STANDARD CELL LAYOUT ARCHITECTURES AND DRAWING STYLES FOR 5NM AND BEYOND | Dec 9, 2021 | Pending |
Array
(
[id] => 19071042
[patent_doc_number] => 20240105468
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-28
[patent_title] => POWER MODULE FOR OPERATING AN ELECTRIC VEHICLE DRIVE HAVING OPTIMIZED COOLING AND CONTACTING
[patent_app_type] => utility
[patent_app_number] => 18/257795
[patent_app_country] => US
[patent_app_date] => 2021-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1438
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18257795
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/257795 | POWER MODULE FOR OPERATING AN ELECTRIC VEHICLE DRIVE HAVING OPTIMIZED COOLING AND CONTACTING | Dec 7, 2021 | Pending |
Array
(
[id] => 19842706
[patent_doc_number] => 12255106
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-18
[patent_title] => Multi-Vt nanosheet devices
[patent_app_type] => utility
[patent_app_number] => 17/527355
[patent_app_country] => US
[patent_app_date] => 2021-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6231
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17527355
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/527355 | Multi-Vt nanosheet devices | Nov 15, 2021 | Issued |
Array
(
[id] => 19781629
[patent_doc_number] => 12230668
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-18
[patent_title] => Method for manufacturing semiconductor structure, semiconductor structure, and memory
[patent_app_type] => utility
[patent_app_number] => 17/452644
[patent_app_country] => US
[patent_app_date] => 2021-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4336
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17452644
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/452644 | Method for manufacturing semiconductor structure, semiconductor structure, and memory | Oct 27, 2021 | Issued |
Array
(
[id] => 19654567
[patent_doc_number] => 12176368
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-24
[patent_title] => Photoelectric conversion apparatus, photoelectric conversion system, and moving body
[patent_app_type] => utility
[patent_app_number] => 17/511382
[patent_app_country] => US
[patent_app_date] => 2021-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 10299
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 285
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17511382
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/511382 | Photoelectric conversion apparatus, photoelectric conversion system, and moving body | Oct 25, 2021 | Issued |
Array
(
[id] => 19639705
[patent_doc_number] => 12170322
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-17
[patent_title] => Devices including stacked nanosheet transistors
[patent_app_type] => utility
[patent_app_number] => 17/504720
[patent_app_country] => US
[patent_app_date] => 2021-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 45
[patent_no_of_words] => 10004
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17504720
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/504720 | Devices including stacked nanosheet transistors | Oct 18, 2021 | Issued |
Array
(
[id] => 18142926
[patent_doc_number] => 20230016770
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => METHOD FOR MEASURING RESISTANCE VALUE OF CONTACT PLUG AND TESTING STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/502122
[patent_app_country] => US
[patent_app_date] => 2021-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6555
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17502122
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/502122 | METHOD FOR MEASURING RESISTANCE VALUE OF CONTACT PLUG AND TESTING STRUCTURE | Oct 14, 2021 | Abandoned |
Array
(
[id] => 19277382
[patent_doc_number] => 12027515
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-02
[patent_title] => Carbon and/or oxygen doped polysilicon resistor
[patent_app_type] => utility
[patent_app_number] => 17/490950
[patent_app_country] => US
[patent_app_date] => 2021-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 4047
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17490950
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/490950 | Carbon and/or oxygen doped polysilicon resistor | Sep 29, 2021 | Issued |
Array
(
[id] => 18123283
[patent_doc_number] => 20230008893
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-12
[patent_title] => Transistor Isolation Regions and Methods of Forming the Same
[patent_app_type] => utility
[patent_app_number] => 17/483043
[patent_app_country] => US
[patent_app_date] => 2021-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17257
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17483043
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/483043 | Transistor isolation regions and methods of forming the same | Sep 22, 2021 | Issued |
Array
(
[id] => 17692397
[patent_doc_number] => 20220199690
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-23
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/483487
[patent_app_country] => US
[patent_app_date] => 2021-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12801
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17483487
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/483487 | Display device | Sep 22, 2021 | Issued |
Array
(
[id] => 18267515
[patent_doc_number] => 20230088757
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-23
[patent_title] => FORMATION OF NANOSHEET TRANSISTOR CHANNELS USING EPITAXIAL GROWTH
[patent_app_type] => utility
[patent_app_number] => 17/483216
[patent_app_country] => US
[patent_app_date] => 2021-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6411
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17483216
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/483216 | Formation of nanosheet transistor channels using epitaxial growth | Sep 22, 2021 | Issued |
Array
(
[id] => 17723544
[patent_doc_number] => 20220216266
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-07
[patent_title] => MAGNETIC MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/483156
[patent_app_country] => US
[patent_app_date] => 2021-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10017
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17483156
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/483156 | Magnetic memory device | Sep 22, 2021 | Issued |
Array
(
[id] => 17314269
[patent_doc_number] => 20210403317
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-30
[patent_title] => Full Symmetric Multi-Throw Switch Using Conformal Pinched Through Via
[patent_app_type] => utility
[patent_app_number] => 17/474817
[patent_app_country] => US
[patent_app_date] => 2021-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5239
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17474817
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/474817 | Full Symmetric Multi-Throw Switch Using Conformal Pinched Through Via | Sep 13, 2021 | Pending |
Array
(
[id] => 17314269
[patent_doc_number] => 20210403317
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-30
[patent_title] => Full Symmetric Multi-Throw Switch Using Conformal Pinched Through Via
[patent_app_type] => utility
[patent_app_number] => 17/474817
[patent_app_country] => US
[patent_app_date] => 2021-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5239
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17474817
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/474817 | Full Symmetric Multi-Throw Switch Using Conformal Pinched Through Via | Sep 13, 2021 | Pending |