
John A. Bodnar
Examiner (ID: 584, Phone: (571)272-4660 , Office: P/2893 )
| Most Active Art Unit | 2893 |
| Art Unit(s) | 2893 |
| Total Applications | 740 |
| Issued Applications | 594 |
| Pending Applications | 69 |
| Abandoned Applications | 99 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14691713
[patent_doc_number] => 20190244972
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-08
[patent_title] => Elevationally-Extending String Of Memory Cells Individually Comprising A Programmable Charge Storage Transistor And Method Of Forming An Elevationally-Extending String Of Memory Cells Individually Comprising A Programmable Charge Storage Transistor
[patent_app_type] => utility
[patent_app_number] => 16/386544
[patent_app_country] => US
[patent_app_date] => 2019-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5678
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -28
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16386544
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/386544 | Elevationally-extending string of memory cells individually comprising a programmable charge storage transistor and method of forming an elevationally-extending string of memory cells individually comprising a programmable charge storage transistor | Apr 16, 2019 | Issued |
Array
(
[id] => 18433315
[patent_doc_number] => 11678558
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-13
[patent_title] => Mask assembly and apparatus and method of manufacturing display apparatus
[patent_app_type] => utility
[patent_app_number] => 16/380430
[patent_app_country] => US
[patent_app_date] => 2019-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 8517
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16380430
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/380430 | Mask assembly and apparatus and method of manufacturing display apparatus | Apr 9, 2019 | Issued |
Array
(
[id] => 14996901
[patent_doc_number] => 20190317408
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-17
[patent_title] => METHOD AND APPARATUS FOR PROCESSING SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 16/380785
[patent_app_country] => US
[patent_app_date] => 2019-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5563
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16380785
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/380785 | METHOD AND APPARATUS FOR PROCESSING SUBSTRATE | Apr 9, 2019 | Abandoned |
Array
(
[id] => 14676909
[patent_doc_number] => 20190237569
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-01
[patent_title] => Group III-Nitride High-Electron Mobility Transistors with Buried P-Type Layers and Process for Making the Same
[patent_app_type] => utility
[patent_app_number] => 16/376596
[patent_app_country] => US
[patent_app_date] => 2019-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 28537
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16376596
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/376596 | Group III-nitride high-electron mobility transistors with buried p-type layers and process for making the same | Apr 4, 2019 | Issued |
Array
(
[id] => 16586032
[patent_doc_number] => 20210020434
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-21
[patent_title] => METHOD FOR MANUFACTURING A MONOCRYSTALLINE LAYER OF DIAMOND OR IRDIUM MATERIAL AND SUBSTRATE FOR EPITAXICALLY GROWING A MONOCRYSTALLINE LAYER OF DIAMOND OR IRIDIUM MATERIAL
[patent_app_type] => utility
[patent_app_number] => 17/042728
[patent_app_country] => US
[patent_app_date] => 2019-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3462
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 28
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17042728
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/042728 | Method for manufacturing a monocrystalline layer of diamond or iridium material and substrate for epitaxially growing a monocrystalline layer of diamond or iridium material | Mar 25, 2019 | Issued |
Array
(
[id] => 14573697
[patent_doc_number] => 20190214456
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-11
[patent_title] => CAPACITORS
[patent_app_type] => utility
[patent_app_number] => 16/359292
[patent_app_country] => US
[patent_app_date] => 2019-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2136
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 11
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16359292
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/359292 | Capacitors | Mar 19, 2019 | Issued |
Array
(
[id] => 17661116
[patent_doc_number] => 20220181581
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-09
[patent_title] => DISPLAY DEVICE AND METHOD FOR MANUFACTURING DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/437339
[patent_app_country] => US
[patent_app_date] => 2019-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4785
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17437339
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/437339 | Display device and method for manufacturing display device | Mar 10, 2019 | Issued |
Array
(
[id] => 14752851
[patent_doc_number] => 20190259599
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-22
[patent_title] => FILM FORMING METHOD AND SUBSTRATE PROCESSING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/281418
[patent_app_country] => US
[patent_app_date] => 2019-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4412
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16281418
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/281418 | Film forming method and substrate processing apparatus | Feb 20, 2019 | Issued |
Array
(
[id] => 16448403
[patent_doc_number] => 10840334
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-17
[patent_title] => Gallium nitride high-electron mobility transistors with deep implanted p-type layers in silicon carbide substrates for power switching and radio frequency applications and process for making the same
[patent_app_type] => utility
[patent_app_number] => 16/260095
[patent_app_country] => US
[patent_app_date] => 2019-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 15197
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16260095
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/260095 | Gallium nitride high-electron mobility transistors with deep implanted p-type layers in silicon carbide substrates for power switching and radio frequency applications and process for making the same | Jan 27, 2019 | Issued |
Array
(
[id] => 15250485
[patent_doc_number] => 10510772
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-17
[patent_title] => Semiconductor device and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/246248
[patent_app_country] => US
[patent_app_date] => 2019-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 7590
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16246248
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/246248 | Semiconductor device and method of manufacturing the same | Jan 10, 2019 | Issued |
Array
(
[id] => 15488369
[patent_doc_number] => 10559546
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-11
[patent_title] => Package on package structure and method for forming the same
[patent_app_type] => utility
[patent_app_number] => 16/233218
[patent_app_country] => US
[patent_app_date] => 2018-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 18
[patent_no_of_words] => 5345
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16233218
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/233218 | Package on package structure and method for forming the same | Dec 26, 2018 | Issued |
Array
(
[id] => 15922637
[patent_doc_number] => 10658569
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-19
[patent_title] => Method for manufacturing niobate-system ferroelectric thin-film device
[patent_app_type] => utility
[patent_app_number] => 16/217455
[patent_app_country] => US
[patent_app_date] => 2018-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 7019
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16217455
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/217455 | Method for manufacturing niobate-system ferroelectric thin-film device | Dec 11, 2018 | Issued |
Array
(
[id] => 14414165
[patent_doc_number] => 20190172926
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-06
[patent_title] => GATE STRUCTURE FOR SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/204849
[patent_app_country] => US
[patent_app_date] => 2018-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10591
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16204849
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/204849 | Gate structure for semiconductor device | Nov 28, 2018 | Issued |
Array
(
[id] => 19922099
[patent_doc_number] => 12296361
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-13
[patent_title] => High frequency ultrasonic transducer and method of fabrication
[patent_app_type] => utility
[patent_app_number] => 16/204418
[patent_app_country] => US
[patent_app_date] => 2018-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 0
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16204418
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/204418 | High frequency ultrasonic transducer and method of fabrication | Nov 28, 2018 | Issued |
Array
(
[id] => 14221771
[patent_doc_number] => 20190123270
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-25
[patent_title] => NOVEL RESISTIVE RANDOM ACCESS MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/203076
[patent_app_country] => US
[patent_app_date] => 2018-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6087
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16203076
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/203076 | Resistive random access memory device | Nov 27, 2018 | Issued |
Array
(
[id] => 15000161
[patent_doc_number] => 20190319038
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-17
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/201337
[patent_app_country] => US
[patent_app_date] => 2018-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10494
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16201337
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/201337 | SEMICONDUCTOR DEVICES | Nov 26, 2018 | Abandoned |
Array
(
[id] => 15914957
[patent_doc_number] => 10654707
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-19
[patent_title] => Method of stiction prevention by patterned anti-stiction layer
[patent_app_type] => utility
[patent_app_number] => 16/199461
[patent_app_country] => US
[patent_app_date] => 2018-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 21
[patent_no_of_words] => 5422
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16199461
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/199461 | Method of stiction prevention by patterned anti-stiction layer | Nov 25, 2018 | Issued |
Array
(
[id] => 14079755
[patent_doc_number] => 20190088765
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-21
[patent_title] => COMPOUND SEMICONDUCTOR FIELD EFFECT TRANSISTOR WITH SELF-ALIGNED GATE
[patent_app_type] => utility
[patent_app_number] => 16/196384
[patent_app_country] => US
[patent_app_date] => 2018-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15248
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16196384
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/196384 | COMPOUND SEMICONDUCTOR FIELD EFFECT TRANSISTOR WITH SELF-ALIGNED GATE | Nov 19, 2018 | Abandoned |
Array
(
[id] => 18464509
[patent_doc_number] => 11688806
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-27
[patent_title] => Semiconductor device and manufacturing method thereof and electronic apparatus including the same
[patent_app_type] => utility
[patent_app_number] => 17/281162
[patent_app_country] => US
[patent_app_date] => 2018-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 53
[patent_no_of_words] => 10587
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17281162
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/281162 | Semiconductor device and manufacturing method thereof and electronic apparatus including the same | Oct 30, 2018 | Issued |
Array
(
[id] => 16218460
[patent_doc_number] => 10734282
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-04
[patent_title] => Substrate conductor structure and method
[patent_app_type] => utility
[patent_app_number] => 16/141181
[patent_app_country] => US
[patent_app_date] => 2018-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4687
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16141181
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/141181 | Substrate conductor structure and method | Sep 24, 2018 | Issued |