
John A. Bodnar
Examiner (ID: 18936, Phone: (571)272-4660 , Office: P/2893 )
| Most Active Art Unit | 2893 |
| Art Unit(s) | 2893 |
| Total Applications | 774 |
| Issued Applications | 611 |
| Pending Applications | 81 |
| Abandoned Applications | 100 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19252869
[patent_doc_number] => 20240203866
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-20
[patent_title] => INTEGRATED CIRCUITS (ICs) EMPLOYING DIRECTLY COUPLED METAL LINES BETWEEN VERTICALLY-ADJACENT INTERCONNECT LAYERS FOR REDUCED COUPLING RESISTANCE, AND RELATED METHODS
[patent_app_type] => utility
[patent_app_number] => 18/590242
[patent_app_country] => US
[patent_app_date] => 2024-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 25821
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18590242
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/590242 | INTEGRATED CIRCUITS (ICs) EMPLOYING DIRECTLY COUPLED METAL LINES BETWEEN VERTICALLY-ADJACENT INTERCONNECT LAYERS FOR REDUCED COUPLING RESISTANCE, AND RELATED METHODS | Feb 27, 2024 | Pending |
Array
(
[id] => 20198444
[patent_doc_number] => 20250275154
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-28
[patent_title] => VERTICAL RESISTIVE MEMORY DEVICE AND RELATED METHOD
[patent_app_type] => utility
[patent_app_number] => 18/584165
[patent_app_country] => US
[patent_app_date] => 2024-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6716
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18584165
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/584165 | VERTICAL RESISTIVE MEMORY DEVICE AND RELATED METHOD | Feb 21, 2024 | Pending |
Array
(
[id] => 19988640
[patent_doc_number] => 20250126862
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-17
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/582951
[patent_app_country] => US
[patent_app_date] => 2024-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18582951
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/582951 | SEMICONDUCTOR STRUCTURE AND METHOD FOR MANUFACTURING THE SAME | Feb 20, 2024 | Pending |
Array
(
[id] => 19470711
[patent_doc_number] => 20240324381
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/583584
[patent_app_country] => US
[patent_app_date] => 2024-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9679
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18583584
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/583584 | DISPLAY DEVICE | Feb 20, 2024 | Pending |
Array
(
[id] => 19966698
[patent_doc_number] => 12336236
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-17
[patent_title] => Semiconductor device isolation features
[patent_app_type] => utility
[patent_app_number] => 18/442794
[patent_app_country] => US
[patent_app_date] => 2024-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 47
[patent_no_of_words] => 12265
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18442794
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/442794 | Semiconductor device isolation features | Feb 14, 2024 | Issued |
Array
(
[id] => 19407415
[patent_doc_number] => 20240290926
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => Display Device
[patent_app_type] => utility
[patent_app_number] => 18/443202
[patent_app_country] => US
[patent_app_date] => 2024-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17081
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18443202
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/443202 | Display Device | Feb 14, 2024 | Pending |
Array
(
[id] => 20469409
[patent_doc_number] => 12525451
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-13
[patent_title] => Methods for depositing an oxide film on a substrate by a cyclical deposition process and related device structures
[patent_app_type] => utility
[patent_app_number] => 18/440452
[patent_app_country] => US
[patent_app_date] => 2024-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 6003
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18440452
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/440452 | Methods for depositing an oxide film on a substrate by a cyclical deposition process and related device structures | Feb 12, 2024 | Issued |
Array
(
[id] => 19221664
[patent_doc_number] => 20240186368
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => SEMICONDUCTOR DEVICES INCLUDING CAPACITOR AND METHODS OF MANUFACTURING THE SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/434954
[patent_app_country] => US
[patent_app_date] => 2024-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8317
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18434954
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/434954 | Semiconductor devices including capacitor and methods of manufacturing the semiconductor devices | Feb 6, 2024 | Issued |
Array
(
[id] => 19269464
[patent_doc_number] => 20240213168
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/434711
[patent_app_country] => US
[patent_app_date] => 2024-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8674
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18434711
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/434711 | Semiconductor package and method of manufacturing the same | Feb 5, 2024 | Issued |
Array
(
[id] => 20155061
[patent_doc_number] => 20250254899
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-07
[patent_title] => SCHOTTKY BARRIER DIODE
[patent_app_type] => utility
[patent_app_number] => 18/430955
[patent_app_country] => US
[patent_app_date] => 2024-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18430955
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/430955 | SCHOTTKY BARRIER DIODE | Feb 1, 2024 | Pending |
Array
(
[id] => 19515638
[patent_doc_number] => 20240347324
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => METHOD FOR ORGANIC EFFLUENT ABATEMENT
[patent_app_type] => utility
[patent_app_number] => 18/429086
[patent_app_country] => US
[patent_app_date] => 2024-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5007
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18429086
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/429086 | METHOD FOR ORGANIC EFFLUENT ABATEMENT | Jan 30, 2024 | Pending |
Array
(
[id] => 19712616
[patent_doc_number] => 20250022758
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-16
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/424111
[patent_app_country] => US
[patent_app_date] => 2024-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4759
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18424111
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/424111 | SEMICONDUCTOR DEVICE | Jan 25, 2024 | Pending |
Array
(
[id] => 20141009
[patent_doc_number] => 20250248053
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-31
[patent_title] => CHOKE FILTERS IMPLEMENTED USING SUBSTRATE MATERIALS
[patent_app_type] => utility
[patent_app_number] => 18/424150
[patent_app_country] => US
[patent_app_date] => 2024-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3551
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18424150
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/424150 | CHOKE FILTERS IMPLEMENTED USING SUBSTRATE MATERIALS | Jan 25, 2024 | Pending |
Array
(
[id] => 19727134
[patent_doc_number] => 20250029885
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-23
[patent_title] => SEMICONDUCTOR PACKAGE AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/416151
[patent_app_country] => US
[patent_app_date] => 2024-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16712
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18416151
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/416151 | SEMICONDUCTOR PACKAGE AND METHODS OF FORMING THE SAME | Jan 17, 2024 | Pending |
Array
(
[id] => 19161248
[patent_doc_number] => 20240153955
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-09
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/414540
[patent_app_country] => US
[patent_app_date] => 2024-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9412
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18414540
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/414540 | SEMICONDUCTOR DEVICE | Jan 16, 2024 | Pending |
Array
(
[id] => 19532020
[patent_doc_number] => 20240355922
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => SEMICONDUCTOR DEVICE, POWER CONVERSION APPARATUS, AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/413662
[patent_app_country] => US
[patent_app_date] => 2024-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15982
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18413662
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/413662 | SEMICONDUCTOR DEVICE, POWER CONVERSION APPARATUS, AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE | Jan 15, 2024 | Pending |
Array
(
[id] => 20013343
[patent_doc_number] => 20250151565
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-08
[patent_title] => COLOR CONVERSION SUBSTRATE AND DISPLAY DEVICE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/412080
[patent_app_country] => US
[patent_app_date] => 2024-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10531
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -31
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18412080
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/412080 | COLOR CONVERSION SUBSTRATE AND DISPLAY DEVICE INCLUDING THE SAME | Jan 11, 2024 | Pending |
Array
(
[id] => 19146284
[patent_doc_number] => 20240145313
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => MULTI-FIN VERTICAL FIELD EFFECT TRANSISTOR AND SINGLE-FIN VERTICAL FIELD EFFECT TRANSISTOR ON A SINGLE INTEGRATED CIRCUIT CHIP
[patent_app_type] => utility
[patent_app_number] => 18/407020
[patent_app_country] => US
[patent_app_date] => 2024-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11745
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18407020
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/407020 | Multi-fin vertical field effect transistor and single-fin vertical field effect transistor on a single integrated circuit chip | Jan 7, 2024 | Issued |
Array
(
[id] => 19161251
[patent_doc_number] => 20240153958
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-09
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/406155
[patent_app_country] => US
[patent_app_date] => 2024-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11953
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18406155
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/406155 | Semiconductor device structure and methods of forming the same | Jan 6, 2024 | Issued |
Array
(
[id] => 19928270
[patent_doc_number] => 12302581
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-13
[patent_title] => Semiconductor memory device and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 18/398378
[patent_app_country] => US
[patent_app_date] => 2023-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 1169
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18398378
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/398378 | Semiconductor memory device and method of manufacturing the same | Dec 27, 2023 | Issued |