
John A. Bodnar
Examiner (ID: 2515, Phone: (571)272-4660 , Office: P/2893 )
| Most Active Art Unit | 2893 |
| Art Unit(s) | 2893 |
| Total Applications | 777 |
| Issued Applications | 614 |
| Pending Applications | 81 |
| Abandoned Applications | 100 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9327963
[patent_doc_number] => 20140054745
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-02-27
[patent_title] => 'MEMORY CELL SUPPORT LATTICE'
[patent_app_type] => utility
[patent_app_number] => 13/590791
[patent_app_country] => US
[patent_app_date] => 2012-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4084
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13590791
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/590791 | Memory cell support lattice | Aug 20, 2012 | Issued |
Array
(
[id] => 13819821
[patent_doc_number] => 10186689
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-22
[patent_title] => Organic light-emitting display panel and manufacturing method
[patent_app_type] => utility
[patent_app_number] => 13/700480
[patent_app_country] => US
[patent_app_date] => 2012-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 21
[patent_no_of_words] => 6067
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 348
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13700480
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/700480 | Organic light-emitting display panel and manufacturing method | Aug 20, 2012 | Issued |
Array
(
[id] => 9989560
[patent_doc_number] => 09034763
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-19
[patent_title] => 'Sloped structure, method for manufacturing sloped structure, and spectrum sensor'
[patent_app_type] => utility
[patent_app_number] => 13/541311
[patent_app_country] => US
[patent_app_date] => 2012-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 65
[patent_no_of_words] => 6596
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13541311
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/541311 | Sloped structure, method for manufacturing sloped structure, and spectrum sensor | Jul 2, 2012 | Issued |
Array
(
[id] => 9259843
[patent_doc_number] => 20130341772
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-26
[patent_title] => 'SUBSTRATE CONDUCTOR STRUCTURE AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/533655
[patent_app_country] => US
[patent_app_date] => 2012-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4675
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13533655
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/533655 | Substrate conductor structure and method | Jun 25, 2012 | Issued |
Array
(
[id] => 8519815
[patent_doc_number] => 20120319223
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-20
[patent_title] => 'DIFFUSE OMNI-DIRECTIONAL BACK REFLECTORS AND METHODS OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/528581
[patent_app_country] => US
[patent_app_date] => 2012-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6145
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13528581
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/528581 | DIFFUSE OMNI-DIRECTIONAL BACK REFLECTORS AND METHODS OF MANUFACTURING THE SAME | Jun 19, 2012 | Abandoned |
Array
(
[id] => 9091200
[patent_doc_number] => 20130270510
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-17
[patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY ELEMENT, NONVOLATILE SEMICONDUCTOR MEMORY DEVICE, AND METHOD FOR MANUFACTURING NONVOLATILE SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/996203
[patent_app_country] => US
[patent_app_date] => 2012-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 17531
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13996203
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/996203 | Nonvolatile semiconductor memory element, nonvolatile semiconductor memory device, and method for manufacturing nonvolatile semiconductor memory device | Jun 17, 2012 | Issued |
Array
(
[id] => 10189600
[patent_doc_number] => 09219030
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-22
[patent_title] => 'Package on package structures and methods for forming the same'
[patent_app_type] => utility
[patent_app_number] => 13/526073
[patent_app_country] => US
[patent_app_date] => 2012-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 18
[patent_no_of_words] => 5496
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13526073
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/526073 | Package on package structures and methods for forming the same | Jun 17, 2012 | Issued |
Array
(
[id] => 8474453
[patent_doc_number] => 20120273859
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-01
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/458298
[patent_app_country] => US
[patent_app_date] => 2012-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 45
[patent_no_of_words] => 20609
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13458298
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/458298 | Semiconductor device and method of forming the same | Apr 26, 2012 | Issued |
Array
(
[id] => 9311711
[patent_doc_number] => 08652929
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-18
[patent_title] => 'CMOS device for reducing charge sharing effect and fabrication method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/582034
[patent_app_country] => US
[patent_app_date] => 2012-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 1962
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 323
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13582034
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/582034 | CMOS device for reducing charge sharing effect and fabrication method thereof | Apr 15, 2012 | Issued |
Array
(
[id] => 8333173
[patent_doc_number] => 20120199872
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-09
[patent_title] => 'METHOD FOR HYBRID ENCAPSULATION OF AN ORGANIC LIGHT EMITTING DIODE'
[patent_app_type] => utility
[patent_app_number] => 13/361637
[patent_app_country] => US
[patent_app_date] => 2012-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4183
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13361637
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/361637 | Method for hybrid encapsulation of an organic light emitting diode | Jan 29, 2012 | Issued |
Array
(
[id] => 8947779
[patent_doc_number] => 20130193559
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-01
[patent_title] => 'CAST SILICON ingot prepared BY DIRECTIONAL SOLIDIFICATION'
[patent_app_type] => utility
[patent_app_number] => 13/360144
[patent_app_country] => US
[patent_app_date] => 2012-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 11881
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13360144
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/360144 | CAST SILICON ingot prepared BY DIRECTIONAL SOLIDIFICATION | Jan 26, 2012 | Abandoned |
Array
(
[id] => 8947795
[patent_doc_number] => 20130193575
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-01
[patent_title] => 'OPTIMIZATION OF COPPER PLATING THROUGH WAFER VIA'
[patent_app_type] => utility
[patent_app_number] => 13/360431
[patent_app_country] => US
[patent_app_date] => 2012-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 11549
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13360431
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/360431 | OPTIMIZATION OF COPPER PLATING THROUGH WAFER VIA | Jan 26, 2012 | Abandoned |
Array
(
[id] => 8359144
[patent_doc_number] => 20120214302
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-23
[patent_title] => 'SEMICONDUCTOR DEVICES AND METHODS OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/345441
[patent_app_country] => US
[patent_app_date] => 2012-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 10195
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13345441
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/345441 | Methods of fabricating semiconductor devices | Jan 5, 2012 | Issued |
Array
(
[id] => 8914069
[patent_doc_number] => 20130175694
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-11
[patent_title] => 'Packages and Method of Forming the Same'
[patent_app_type] => utility
[patent_app_number] => 13/345485
[patent_app_country] => US
[patent_app_date] => 2012-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2842
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13345485
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/345485 | Packages and method of forming the same | Jan 5, 2012 | Issued |
Array
(
[id] => 11466814
[patent_doc_number] => 09583454
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-02-28
[patent_title] => 'Semiconductor die package including low stress configuration'
[patent_app_type] => utility
[patent_app_number] => 13/324078
[patent_app_country] => US
[patent_app_date] => 2011-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 76
[patent_no_of_words] => 9309
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13324078
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/324078 | Semiconductor die package including low stress configuration | Dec 12, 2011 | Issued |
Array
(
[id] => 8818336
[patent_doc_number] => 20130119381
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-16
[patent_title] => 'ULTRAVIOLET LIGHT EMITTING MATERIAL, METHOD FOR PRODUCING SAME, AND LIGHT EMITTING ELEMENT USING SAME'
[patent_app_type] => utility
[patent_app_number] => 13/811139
[patent_app_country] => US
[patent_app_date] => 2011-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 7343
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13811139
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/811139 | Ultraviolet light emitting material | Nov 23, 2011 | Issued |
Array
(
[id] => 10893335
[patent_doc_number] => 08916950
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-23
[patent_title] => 'Shallow trench isolation structure having a nitride plug'
[patent_app_type] => utility
[patent_app_number] => 13/275729
[patent_app_country] => US
[patent_app_date] => 2011-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 4668
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13275729
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/275729 | Shallow trench isolation structure having a nitride plug | Oct 17, 2011 | Issued |
Array
(
[id] => 9958503
[patent_doc_number] => 09006712
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-14
[patent_title] => 'Organic memory element'
[patent_app_type] => utility
[patent_app_number] => 13/275963
[patent_app_country] => US
[patent_app_date] => 2011-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 20
[patent_no_of_words] => 3200
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13275963
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/275963 | Organic memory element | Oct 17, 2011 | Issued |
Array
(
[id] => 8765052
[patent_doc_number] => 20130093089
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-18
[patent_title] => 'Interconnect Structure With An Electromigration and Stress Migration Enhancement Liner'
[patent_app_type] => utility
[patent_app_number] => 13/275352
[patent_app_country] => US
[patent_app_date] => 2011-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5349
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13275352
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/275352 | Interconnect structure with an electromigration and stress migration enhancement liner | Oct 17, 2011 | Issued |
Array
(
[id] => 8166402
[patent_doc_number] => 20120104571
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-03
[patent_title] => 'SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/275960
[patent_app_country] => US
[patent_app_date] => 2011-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6123
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0104/20120104571.pdf
[firstpage_image] =>[orig_patent_app_number] => 13275960
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/275960 | SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF | Oct 17, 2011 | Abandoned |