
John A. Mcpherson
Examiner (ID: 5128, Phone: (571)272-1386 , Office: P/1722 )
| Most Active Art Unit | 1756 |
| Art Unit(s) | 1795, 1724, 1721, 1752, 1737, 1756, 2899, 1506, 1113, 1722 |
| Total Applications | 2358 |
| Issued Applications | 1941 |
| Pending Applications | 51 |
| Abandoned Applications | 371 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17145470
[patent_doc_number] => 20210313483
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-07
[patent_title] => LIGHT DETECTING DEVICE, OPTICAL DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/837895
[patent_app_country] => US
[patent_app_date] => 2020-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6828
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16837895
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/837895 | Light detecting device, optical device and method of manufacturing the same | Mar 31, 2020 | Issued |
Array
(
[id] => 18054077
[patent_doc_number] => 11527471
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-13
[patent_title] => Semiconductor device and method of manufacturing the semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/835582
[patent_app_country] => US
[patent_app_date] => 2020-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 26
[patent_no_of_words] => 4308
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16835582
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/835582 | Semiconductor device and method of manufacturing the semiconductor device | Mar 30, 2020 | Issued |
Array
(
[id] => 16348372
[patent_doc_number] => 20200313023
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-01
[patent_title] => ELECTRONIC DEVICE COMPRISING A PHOTODIODE
[patent_app_type] => utility
[patent_app_number] => 16/825298
[patent_app_country] => US
[patent_app_date] => 2020-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4547
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16825298
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/825298 | Electronic device comprising a photodiode | Mar 19, 2020 | Issued |
Array
(
[id] => 18431702
[patent_doc_number] => 11676932
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-13
[patent_title] => Semiconductor interconnect structures with narrowed portions, and associated systems and methods
[patent_app_type] => utility
[patent_app_number] => 16/806764
[patent_app_country] => US
[patent_app_date] => 2020-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 7784
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16806764
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/806764 | Semiconductor interconnect structures with narrowed portions, and associated systems and methods | Mar 1, 2020 | Issued |
Array
(
[id] => 17070706
[patent_doc_number] => 20210272923
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-02
[patent_title] => SEMICONDUCTOR DEVICE AND METHODS OF MANUFACTURING SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/802614
[patent_app_country] => US
[patent_app_date] => 2020-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5404
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16802614
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/802614 | Semiconductor device and methods of manufacturing semiconductor devices | Feb 26, 2020 | Issued |
Array
(
[id] => 16226221
[patent_doc_number] => 20200251338
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-06
[patent_title] => EUV PATTERN TRANSFER WITH ION IMPLANTATION AND REDUCED IMPACT OF RESIST RESIDUE
[patent_app_type] => utility
[patent_app_number] => 16/801644
[patent_app_country] => US
[patent_app_date] => 2020-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9132
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16801644
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/801644 | EUV pattern transfer with ion implantation and reduced impact of resist residue | Feb 25, 2020 | Issued |
Array
(
[id] => 17745860
[patent_doc_number] => 11393945
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-19
[patent_title] => Optical semiconductor device and method for manufacturing optical semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/802447
[patent_app_country] => US
[patent_app_date] => 2020-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 26
[patent_no_of_words] => 4939
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16802447
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/802447 | Optical semiconductor device and method for manufacturing optical semiconductor device | Feb 25, 2020 | Issued |
Array
(
[id] => 18175141
[patent_doc_number] => 11574858
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-07
[patent_title] => Foil-based package with distance compensation
[patent_app_type] => utility
[patent_app_number] => 16/800932
[patent_app_country] => US
[patent_app_date] => 2020-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 21
[patent_no_of_words] => 18741
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 374
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16800932
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/800932 | Foil-based package with distance compensation | Feb 24, 2020 | Issued |
Array
(
[id] => 16001371
[patent_doc_number] => 20200176556
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-04
[patent_title] => CAPACITOR STRUCTURE AND SEMICONDUCTOR DEVICE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/787426
[patent_app_country] => US
[patent_app_date] => 2020-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10074
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -27
[patent_words_short_claim] => 310
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16787426
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/787426 | Capacitor structure and semiconductor device including the same | Feb 10, 2020 | Issued |
Array
(
[id] => 15969665
[patent_doc_number] => 20200168584
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-28
[patent_title] => METHODS OF FORMING BONDED SEMICONDUCTOR STRUCTURES, AND SEMICONDUCTOR STRUCTURES FORMED BY SUCH METHODS
[patent_app_type] => utility
[patent_app_number] => 16/780571
[patent_app_country] => US
[patent_app_date] => 2020-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10666
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16780571
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/780571 | METHODS OF FORMING BONDED SEMICONDUCTOR STRUCTURES, AND SEMICONDUCTOR STRUCTURES FORMED BY SUCH METHODS | Feb 2, 2020 | Abandoned |
Array
(
[id] => 16201906
[patent_doc_number] => 10727084
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-28
[patent_title] => Method for creating through-connected vias and conductors on a substrate
[patent_app_type] => utility
[patent_app_number] => 16/778603
[patent_app_country] => US
[patent_app_date] => 2020-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 7516
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16778603
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/778603 | Method for creating through-connected vias and conductors on a substrate | Jan 30, 2020 | Issued |
Array
(
[id] => 17410344
[patent_doc_number] => 11251244
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-15
[patent_title] => Light-emitting device
[patent_app_type] => utility
[patent_app_number] => 16/748520
[patent_app_country] => US
[patent_app_date] => 2020-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 10919
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16748520
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/748520 | Light-emitting device | Jan 20, 2020 | Issued |
Array
(
[id] => 16966404
[patent_doc_number] => 20210217903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-15
[patent_title] => Semiconductor Structure Having Group III-V Device on Group IV Substrate and Contacts with Liner Stacks
[patent_app_type] => utility
[patent_app_number] => 16/741565
[patent_app_country] => US
[patent_app_date] => 2020-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7866
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16741565
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/741565 | Semiconductor structure having group III-V device on group IV substrate and contacts with liner stacks | Jan 12, 2020 | Issued |
Array
(
[id] => 16631622
[patent_doc_number] => 20210050275
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-18
[patent_title] => FAN-OUT SEMICONDUCTOR PACKAGE STRUCTURE AND PACKAGING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/741358
[patent_app_country] => US
[patent_app_date] => 2020-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3211
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16741358
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/741358 | FAN-OUT SEMICONDUCTOR PACKAGE STRUCTURE AND PACKAGING METHOD THEREOF | Jan 12, 2020 | Abandoned |
Array
(
[id] => 18190847
[patent_doc_number] => 11581452
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-14
[patent_title] => Semiconductor structure having group III-V device on group IV substrate and contacts with precursor stacks
[patent_app_type] => utility
[patent_app_number] => 16/740173
[patent_app_country] => US
[patent_app_date] => 2020-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 8792
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16740173
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/740173 | Semiconductor structure having group III-V device on group IV substrate and contacts with precursor stacks | Jan 9, 2020 | Issued |
Array
(
[id] => 18578969
[patent_doc_number] => 11735509
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-22
[patent_title] => Power semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/738634
[patent_app_country] => US
[patent_app_date] => 2020-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 30
[patent_no_of_words] => 4732
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16738634
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/738634 | Power semiconductor device and manufacturing method thereof | Jan 8, 2020 | Issued |
Array
(
[id] => 15873851
[patent_doc_number] => 20200144329
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => MEMORY CELL WITH INDEPENDENTLY-SIZED ELEMENTS
[patent_app_type] => utility
[patent_app_number] => 16/736252
[patent_app_country] => US
[patent_app_date] => 2020-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7394
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16736252
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/736252 | Memory cell with independently-sized elements | Jan 6, 2020 | Issued |
Array
(
[id] => 15873769
[patent_doc_number] => 20200144288
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => VERTICAL MEMORY DEVICES AND METHODS OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/730276
[patent_app_country] => US
[patent_app_date] => 2019-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8920
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16730276
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/730276 | Vertical memory devices and methods of manufacturing the same | Dec 29, 2019 | Issued |
Array
(
[id] => 16936516
[patent_doc_number] => 20210202405
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-01
[patent_title] => APPARATUS INCLUDING AN ISOLATION ASSEMBLY
[patent_app_type] => utility
[patent_app_number] => 16/730856
[patent_app_country] => US
[patent_app_date] => 2019-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4423
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16730856
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/730856 | Apparatus including an isolation assembly | Dec 29, 2019 | Issued |
Array
(
[id] => 16920447
[patent_doc_number] => 20210193539
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-24
[patent_title] => SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/720603
[patent_app_country] => US
[patent_app_date] => 2019-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7735
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16720603
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/720603 | Semiconductor devices and methods of manufacturing semiconductor devices | Dec 18, 2019 | Issued |