John A. Mcpherson

Array ( [id] => 3082404 [patent_doc_number] => 05337275 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-09 [patent_title] => 'Method for releasing space in flash EEPROM memory array to allow the storage of compressed data' [patent_app_type] => 1 [patent_app_number] => 8/146439 [patent_app_country] => US [patent_app_date] => 1993-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7631 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/337/05337275.pdf [firstpage_image] =>[orig_patent_app_number] => 146439 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3066340 [patent_doc_number] => 05357467 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-18 [patent_title] => 'Security circuit for protecting data stored in memory' [patent_app_type] => 1 [patent_app_number] => 8/141547 [patent_app_country] => US [patent_app_date] => 1993-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4167 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/357/05357467.pdf [firstpage_image] =>[orig_patent_app_number] => 141547 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3421359 [patent_doc_number] => 05412597 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-02 [patent_title] => 'Slope detection method, and information detection/writing apparatus using the method' [patent_app_type] => 1 [patent_app_number] => 8/155375 [patent_app_country] => US [patent_app_date] => 1993-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 41 [patent_no_of_words] => 14526 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/412/05412597.pdf [firstpage_image] =>[orig_patent_app_number] => 155375 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3084125 [patent_doc_number] => 05365474 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-15 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/135638 [patent_app_country] => US [patent_app_date] => 1993-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 31 [patent_no_of_words] => 5111 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 359 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/365/05365474.pdf [firstpage_image] =>[orig_patent_app_number] => 135638 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3451440 [patent_doc_number] => 05430675 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-04 [patent_title] => 'An EEPROM Circuit, a memory device having the EEPROM circuit and an IC card having the EEPROM circuit' [patent_app_type] => 1 [patent_app_number] => 8/136308 [patent_app_country] => US [patent_app_date] => 1993-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 9191 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/430/05430675.pdf [firstpage_image] =>[orig_patent_app_number] => 136308 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3489781 [patent_doc_number] => 05400291 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-21 [patent_title] => 'Dynamic RAM' [patent_app_type] => 1 [patent_app_number] => 8/133868 [patent_app_country] => US [patent_app_date] => 1993-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 3487 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 249 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/400/05400291.pdf [firstpage_image] =>[orig_patent_app_number] => 133868 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3018889 [patent_doc_number] => 05355345 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-11 [patent_title] => 'Fully scalable memory apparatus' [patent_app_type] => 1 [patent_app_number] => 8/132068 [patent_app_country] => US [patent_app_date] => 1993-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3669 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/355/05355345.pdf [firstpage_image] =>[orig_patent_app_number] => 132068 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3122975 [patent_doc_number] => 05414669 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-09 [patent_title] => 'Method and apparatus for programming and erasing flash EEPROM memory arrays utilizing a charge pump circuit' [patent_app_type] => 1 [patent_app_number] => 8/119719 [patent_app_country] => US [patent_app_date] => 1993-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5121 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/414/05414669.pdf [firstpage_image] =>[orig_patent_app_number] => 119719 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3459407 [patent_doc_number] => 05424989 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-13 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/109488 [patent_app_country] => US [patent_app_date] => 1993-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 4043 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/424/05424989.pdf [firstpage_image] =>[orig_patent_app_number] => 109488 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3489714 [patent_doc_number] => 05400286 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-21 [patent_title] => 'Self-recovering erase scheme to enhance flash memory endurance' [patent_app_type] => 1 [patent_app_number] => 8/107479 [patent_app_country] => US [patent_app_date] => 1993-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 4006 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/400/05400286.pdf [firstpage_image] =>[orig_patent_app_number] => 107479 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3437144 [patent_doc_number] => 05455796 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-03 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/105203 [patent_app_country] => US [patent_app_date] => 1993-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 3797 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/455/05455796.pdf [firstpage_image] =>[orig_patent_app_number] => 105203 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3470693 [patent_doc_number] => 05392232 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-21 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/103267 [patent_app_country] => US [patent_app_date] => 1993-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 4767 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/392/05392232.pdf [firstpage_image] =>[orig_patent_app_number] => 103267 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3049493 [patent_doc_number] => 05377145 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-27 [patent_title] => 'Circuitry and method for programming and erasing a non-volatile semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 8/099727 [patent_app_country] => US [patent_app_date] => 1993-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 15 [patent_no_of_words] => 9568 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/377/05377145.pdf [firstpage_image] =>[orig_patent_app_number] => 099727 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3105142 [patent_doc_number] => 05291438 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-01 [patent_title] => 'Transistor and a capacitor used for forming a vertically stacked dynamic random access memory cell' [patent_app_type] => 1 [patent_app_number] => 8/088938 [patent_app_country] => US [patent_app_date] => 1993-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 4847 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/291/05291438.pdf [firstpage_image] =>[orig_patent_app_number] => 088938 [rel_patent_id] =>[rel_patent_doc_number] =>)