John B. Nguyen

Array ( [id] => 4364171 [patent_doc_number] => 06201491 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-13 [patent_title] => 'Digitally switched potentiometer having improved linearity and settling time' [patent_app_type] => 1 [patent_app_number] => 9/491842 [patent_app_country] => US [patent_app_date] => 2000-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6170 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/201/06201491.pdf [firstpage_image] =>[orig_patent_app_number] => 491842 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1492505 [patent_doc_number] => 06417792 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-09 [patent_title] => 'Single phase bi-directional electrical measurement systems and methods using ADCs' [patent_app_type] => B1 [patent_app_number] => 09/484688 [patent_app_country] => US [patent_app_date] => 2000-01-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 14 [patent_no_of_words] => 4709 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/417/06417792.pdf [firstpage_image] =>[orig_patent_app_number] => 09484688 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1433653 [patent_doc_number] => 06340943 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-22 [patent_title] => 'Analog to digital converter method and apparatus' [patent_app_type] => B1 [patent_app_number] => 09/483196 [patent_app_country] => US [patent_app_date] => 2000-01-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3153 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/340/06340943.pdf [firstpage_image] =>[orig_patent_app_number] => 09483196 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4305400 [patent_doc_number] => 06198414 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-06 [patent_title] => 'Dual rate transmission scheme and apparatus using the same' [patent_app_type] => 1 [patent_app_number] => 9/481142 [patent_app_country] => US [patent_app_date] => 2000-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2691 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/198/06198414.pdf [firstpage_image] =>[orig_patent_app_number] => 481142 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1564081 [patent_doc_number] => 06362768 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-26 [patent_title] => 'Architecture for an input and output device capable of handling various signal characteristics' [patent_app_type] => B1 [patent_app_number] => 09/481585 [patent_app_country] => US [patent_app_date] => 2000-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4654 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/362/06362768.pdf [firstpage_image] =>[orig_patent_app_number] => 09481585 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4337902 [patent_doc_number] => 06320525 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-20 [patent_title] => 'Analog-to-digital level error automatic calibration circuit' [patent_app_type] => 1 [patent_app_number] => 9/482297 [patent_app_country] => US [patent_app_date] => 2000-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2554 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/320/06320525.pdf [firstpage_image] =>[orig_patent_app_number] => 482297 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1555137 [patent_doc_number] => 06348879 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-19 [patent_title] => 'Efficient coding of side information in a lossless encoder' [patent_app_type] => B1 [patent_app_number] => 09/479641 [patent_app_country] => US [patent_app_date] => 2000-01-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4613 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 282 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/348/06348879.pdf [firstpage_image] =>[orig_patent_app_number] => 09479641 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4417266 [patent_doc_number] => 06229468 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-08 [patent_title] => 'System for quantizing an analog signal utilizing a resonant tunneling diode differential ternary quantizer' [patent_app_type] => 1 [patent_app_number] => 9/478031 [patent_app_country] => US [patent_app_date] => 2000-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2325 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/229/06229468.pdf [firstpage_image] =>[orig_patent_app_number] => 478031 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1487719 [patent_doc_number] => 06366229 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-04-02 [patent_title] => 'System for continuous-time modulation' [patent_app_type] => B2 [patent_app_number] => 09/478040 [patent_app_country] => US [patent_app_date] => 2000-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 3881 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/366/06366229.pdf [firstpage_image] =>[orig_patent_app_number] => 09478040 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1555159 [patent_doc_number] => 06348887 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-19 [patent_title] => 'Method and system for quantizing an analog signal utilizing a clocked resonant tunneling diode pair' [patent_app_type] => B1 [patent_app_number] => 09/478032 [patent_app_country] => US [patent_app_date] => 2000-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 3852 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/348/06348887.pdf [firstpage_image] =>[orig_patent_app_number] => 09478032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4327683 [patent_doc_number] => 06331826 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-18 [patent_title] => 'Method for providing an improved run-length encoding algorithm for data compression' [patent_app_type] => 1 [patent_app_number] => 9/477289 [patent_app_country] => US [patent_app_date] => 2000-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 3733 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/331/06331826.pdf [firstpage_image] =>[orig_patent_app_number] => 477289 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1603544 [patent_doc_number] => 06433727 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-13 [patent_title] => 'AD converter with a power saving circuit and its control method' [patent_app_type] => B1 [patent_app_number] => 09/476138 [patent_app_country] => US [patent_app_date] => 2000-01-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 13739 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/433/06433727.pdf [firstpage_image] =>[orig_patent_app_number] => 09476138 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1564040 [patent_doc_number] => 06362757 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-26 [patent_title] => 'Method and apparatus for encoding MB810 line code with the characteristics of minimum bandwidth and DC-free' [patent_app_type] => B1 [patent_app_number] => 09/474398 [patent_app_country] => US [patent_app_date] => 1999-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 8456 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/362/06362757.pdf [firstpage_image] =>[orig_patent_app_number] => 09474398 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4281936 [patent_doc_number] => 06323790 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-27 [patent_title] => 'R/D converter' [patent_app_type] => 1 [patent_app_number] => 9/471389 [patent_app_country] => US [patent_app_date] => 1999-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 7172 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/323/06323790.pdf [firstpage_image] =>[orig_patent_app_number] => 471389 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4337888 [patent_doc_number] => 06320524 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-20 [patent_title] => 'R/D converter' [patent_app_type] => 1 [patent_app_number] => 9/471390 [patent_app_country] => US [patent_app_date] => 1999-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4108 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/320/06320524.pdf [firstpage_image] =>[orig_patent_app_number] => 471390 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4335189 [patent_doc_number] => 06329935 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-11 [patent_title] => 'Temporally separating and re-organizing data using two-stage interleaving and de-interleaving' [patent_app_type] => 1 [patent_app_number] => 9/470338 [patent_app_country] => US [patent_app_date] => 1999-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 4684 [patent_no_of_claims] => 60 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/329/06329935.pdf [firstpage_image] =>[orig_patent_app_number] => 470338 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4379884 [patent_doc_number] => 06288656 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-11 [patent_title] => 'Receive deserializer for regenerating parallel data serially transmitted over multiple channels' [patent_app_type] => 1 [patent_app_number] => 9/469730 [patent_app_country] => US [patent_app_date] => 1999-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 4849 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/288/06288656.pdf [firstpage_image] =>[orig_patent_app_number] => 469730 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4413773 [patent_doc_number] => 06232896 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-15 [patent_title] => 'Device for encoding n-bit source words into corresponding m-bit channel words and decoding m-bit channel words into corresponding n-bit source words' [patent_app_type] => 1 [patent_app_number] => 9/469447 [patent_app_country] => US [patent_app_date] => 1999-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 5853 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/232/06232896.pdf [firstpage_image] =>[orig_patent_app_number] => 469447 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7646769 [patent_doc_number] => 06476749 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-05 [patent_title] => 'High speed analog-to-digital converter and digital-to-analog converter' [patent_app_type] => B1 [patent_app_number] => 09/466839 [patent_app_country] => US [patent_app_date] => 1999-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7494 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/476/06476749.pdf [firstpage_image] =>[orig_patent_app_number] => 09466839 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1551546 [patent_doc_number] => 06346900 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-12 [patent_title] => 'Driving circuit' [patent_app_type] => B1 [patent_app_number] => 09/457893 [patent_app_country] => US [patent_app_date] => 1999-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4649 [patent_no_of_claims] => 64 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/346/06346900.pdf [firstpage_image] =>[orig_patent_app_number] => 09457893 [rel_patent_id] =>[rel_patent_doc_number] =>)