
John B. Roche
Examiner (ID: 19204)
| Most Active Art Unit | 2184 |
| Art Unit(s) | 2184 |
| Total Applications | 782 |
| Issued Applications | 580 |
| Pending Applications | 43 |
| Abandoned Applications | 178 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16888063
[patent_doc_number] => 20210174260
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-10
[patent_title] => SYSTEM FOR PERFORMING A MACHINE LEARNING OPERATION USING MICROBUMPS
[patent_app_type] => utility
[patent_app_number] => 16/703122
[patent_app_country] => US
[patent_app_date] => 2019-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17818
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16703122
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/703122 | System for performing a machine learning operation using microbumps | Dec 3, 2019 | Issued |
Array
(
[id] => 16788115
[patent_doc_number] => 10990548
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-04-27
[patent_title] => Quality of service levels for a direct memory access engine in a memory sub-system
[patent_app_type] => utility
[patent_app_number] => 16/694935
[patent_app_country] => US
[patent_app_date] => 2019-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9171
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16694935
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/694935 | Quality of service levels for a direct memory access engine in a memory sub-system | Nov 24, 2019 | Issued |
Array
(
[id] => 16849079
[patent_doc_number] => 20210149824
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-20
[patent_title] => SYSTEM ON A CHIP (SOC) COMMUNICATIONS TO PREVENT DIRECT MEMORY ACCESS (DMA) ATTACKS
[patent_app_type] => utility
[patent_app_number] => 16/694744
[patent_app_country] => US
[patent_app_date] => 2019-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17269
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16694744
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/694744 | System on a chip (SoC) communications to prevent direct memory access (DMA) attacks | Nov 24, 2019 | Issued |
Array
(
[id] => 17456898
[patent_doc_number] => 11271771
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-08
[patent_title] => Controller area network bus based security communications method, apparatus, and system
[patent_app_type] => utility
[patent_app_number] => 16/692654
[patent_app_country] => US
[patent_app_date] => 2019-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 16
[patent_no_of_words] => 14060
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16692654
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/692654 | Controller area network bus based security communications method, apparatus, and system | Nov 21, 2019 | Issued |
Array
(
[id] => 18968252
[patent_doc_number] => 11902048
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-13
[patent_title] => Control unit architecture for vehicles
[patent_app_type] => utility
[patent_app_number] => 17/291140
[patent_app_country] => US
[patent_app_date] => 2019-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 6610
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17291140
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/291140 | Control unit architecture for vehicles | Nov 10, 2019 | Issued |
Array
(
[id] => 17757404
[patent_doc_number] => 11397696
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-26
[patent_title] => Data transfer apparatus and data transfer method
[patent_app_type] => utility
[patent_app_number] => 17/289376
[patent_app_country] => US
[patent_app_date] => 2019-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 20
[patent_no_of_words] => 10856
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17289376
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/289376 | Data transfer apparatus and data transfer method | Oct 28, 2019 | Issued |
Array
(
[id] => 15500757
[patent_doc_number] => 20200050567
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => TRANSMISSION TERMINAL, NON-TRANSITORY RECORDING MEDIUM, TRANSMISSION METHOD, AND TRANSMISSION SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/654752
[patent_app_country] => US
[patent_app_date] => 2019-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20092
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16654752
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/654752 | Transmission terminal, non-transitory recording medium, transmission method, and transmission system | Oct 15, 2019 | Issued |
Array
(
[id] => 16644391
[patent_doc_number] => 10922248
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-16
[patent_title] => Slave device and host device
[patent_app_type] => utility
[patent_app_number] => 16/592967
[patent_app_country] => US
[patent_app_date] => 2019-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 9298
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16592967
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/592967 | Slave device and host device | Oct 3, 2019 | Issued |
Array
(
[id] => 16751534
[patent_doc_number] => 20210103543
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-08
[patent_title] => NON-FORWARDABLE TRANSFERS
[patent_app_type] => utility
[patent_app_number] => 16/593127
[patent_app_country] => US
[patent_app_date] => 2019-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8401
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16593127
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/593127 | Non-forwardable transfers | Oct 3, 2019 | Issued |
Array
(
[id] => 16751436
[patent_doc_number] => 20210103445
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-08
[patent_title] => METHOD AND APPARATUS FOR PREPROCESSING DATA TRANSFER COMMANDS
[patent_app_type] => utility
[patent_app_number] => 16/592682
[patent_app_country] => US
[patent_app_date] => 2019-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7787
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16592682
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/592682 | METHOD AND APPARATUS FOR PREPROCESSING DATA TRANSFER COMMANDS | Oct 2, 2019 | Abandoned |
Array
(
[id] => 16608043
[patent_doc_number] => 10909048
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-02-02
[patent_title] => Declarative transactional communications with a peripheral device via a low-power bus
[patent_app_type] => utility
[patent_app_number] => 16/588794
[patent_app_country] => US
[patent_app_date] => 2019-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8044
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16588794
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/588794 | Declarative transactional communications with a peripheral device via a low-power bus | Sep 29, 2019 | Issued |
Array
(
[id] => 16729737
[patent_doc_number] => 20210096884
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-01
[patent_title] => ON-DEMAND INDEXING OF DATA IN INPUT PATH OF OBJECT STORAGE SERVICE
[patent_app_type] => utility
[patent_app_number] => 16/586818
[patent_app_country] => US
[patent_app_date] => 2019-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 28646
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16586818
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/586818 | On-demand indexing of data in input path of object storage service | Sep 26, 2019 | Issued |
Array
(
[id] => 15412695
[patent_doc_number] => 20200026670
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-23
[patent_title] => INFORMATION PROCESSING DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/584487
[patent_app_country] => US
[patent_app_date] => 2019-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8448
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16584487
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/584487 | Information processing device | Sep 25, 2019 | Issued |
Array
(
[id] => 15714751
[patent_doc_number] => 20200104142
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-02
[patent_title] => INFORMATION PROCESSING APPARATUS, INFORMATION PROCESSING CIRCUIT, INFORMATION PROCESSING SYSTEM, AND INFORMATION PROCESSING METHOD
[patent_app_type] => utility
[patent_app_number] => 16/583876
[patent_app_country] => US
[patent_app_date] => 2019-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 23529
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16583876
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/583876 | Information processing apparatus, information processing circuit, information processing system, and information processing method | Sep 25, 2019 | Issued |
Array
(
[id] => 16722333
[patent_doc_number] => 20210089480
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-25
[patent_title] => Providing Interrupts from an Input-Output Memory Management Unit to Guest Operating Systems
[patent_app_type] => utility
[patent_app_number] => 16/578165
[patent_app_country] => US
[patent_app_date] => 2019-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13204
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16578165
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/578165 | Providing interrupts from an input-output memory management unit to guest operating systems | Sep 19, 2019 | Issued |
Array
(
[id] => 15654779
[patent_doc_number] => 20200089920
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-19
[patent_title] => ELECTRONIC DEVICE AND METHOD FOR CONTROLLING CONNECTION OF EXTERNAL DEVICE USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/572760
[patent_app_country] => US
[patent_app_date] => 2019-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7425
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16572760
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/572760 | Electronic device and method for controlling connection of external device using the same | Sep 16, 2019 | Issued |
Array
(
[id] => 15594531
[patent_doc_number] => 20200073800
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => APPROACH AND MECHANISM FOR CALCULATING AND CONFIGURING MEMORY MAPPING OF TREND LOG OBJECTS IN A SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/551217
[patent_app_country] => US
[patent_app_date] => 2019-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2893
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16551217
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/551217 | Approach and mechanism for calculating and configuring memory mapping of trend log objects in a system | Aug 25, 2019 | Issued |
Array
(
[id] => 15919697
[patent_doc_number] => 10657088
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-19
[patent_title] => Integrated circuit, bus system and control method thereof
[patent_app_type] => utility
[patent_app_number] => 16/547995
[patent_app_country] => US
[patent_app_date] => 2019-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4579
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16547995
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/547995 | Integrated circuit, bus system and control method thereof | Aug 21, 2019 | Issued |
Array
(
[id] => 16802031
[patent_doc_number] => 10996975
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-04
[patent_title] => Hierarchical memory systems
[patent_app_type] => utility
[patent_app_number] => 16/548286
[patent_app_country] => US
[patent_app_date] => 2019-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 12764
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16548286
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/548286 | Hierarchical memory systems | Aug 21, 2019 | Issued |
Array
(
[id] => 16338138
[patent_doc_number] => 10789094
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-09-29
[patent_title] => Hierarchical memory apparatus
[patent_app_type] => utility
[patent_app_number] => 16/547677
[patent_app_country] => US
[patent_app_date] => 2019-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 13565
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16547677
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/547677 | Hierarchical memory apparatus | Aug 21, 2019 | Issued |