John B Sotomayor
Examiner (ID: 832, Phone: (571)272-6978 , Office: P/3646 )
Most Active Art Unit | 3662 |
Art Unit(s) | 3662, 3642, 2202, 3646, 2201, 3641 |
Total Applications | 2701 |
Issued Applications | 2479 |
Pending Applications | 70 |
Abandoned Applications | 152 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 12027597
[patent_doc_number] => 20170317695
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-02
[patent_title] => 'METHODS AND DEVICES FOR ERROR CORRECTING CODES DECODING'
[patent_app_type] => utility
[patent_app_number] => 15/498589
[patent_app_country] => US
[patent_app_date] => 2017-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 13875
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15498589
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/498589 | Methods and devices for error correcting codes decoding | Apr 26, 2017 | Issued |
Array
(
[id] => 15231727
[patent_doc_number] => 10503586
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-10
[patent_title] => Dynamic read based on read statistics
[patent_app_type] => utility
[patent_app_number] => 15/497220
[patent_app_country] => US
[patent_app_date] => 2017-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 14021
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15497220
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/497220 | Dynamic read based on read statistics | Apr 25, 2017 | Issued |
Array
(
[id] => 13291811
[patent_doc_number] => 10157097
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-18
[patent_title] => Redundant bytes utilization in error correction code
[patent_app_type] => utility
[patent_app_number] => 15/487239
[patent_app_country] => US
[patent_app_date] => 2017-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 10210
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15487239
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/487239 | Redundant bytes utilization in error correction code | Apr 12, 2017 | Issued |
Array
(
[id] => 14123289
[patent_doc_number] => 10248503
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-02
[patent_title] => Data storage device and operating method thereof
[patent_app_type] => utility
[patent_app_number] => 15/484941
[patent_app_country] => US
[patent_app_date] => 2017-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 8754
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15484941
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/484941 | Data storage device and operating method thereof | Apr 10, 2017 | Issued |
Array
(
[id] => 14737967
[patent_doc_number] => 10388392
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-20
[patent_title] => Safe execution in place (XIP) from flash memory
[patent_app_type] => utility
[patent_app_number] => 15/482729
[patent_app_country] => US
[patent_app_date] => 2017-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3859
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15482729
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/482729 | Safe execution in place (XIP) from flash memory | Apr 7, 2017 | Issued |
Array
(
[id] => 15413331
[patent_doc_number] => 20200026988
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-23
[patent_title] => METHODS AND SYSTEMS USING IMPROVED TRAINING AND LEARNING FOR DEEP NEURAL NETWORKS
[patent_app_type] => utility
[patent_app_number] => 16/475075
[patent_app_country] => US
[patent_app_date] => 2017-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 31042
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16475075
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/475075 | Methods and systems using improved training and learning for deep neural networks | Apr 6, 2017 | Issued |
Array
(
[id] => 14201499
[patent_doc_number] => 10267858
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-23
[patent_title] => JTAG lockout for embedded processors in programmable devices
[patent_app_type] => utility
[patent_app_number] => 15/482336
[patent_app_country] => US
[patent_app_date] => 2017-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3409
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15482336
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/482336 | JTAG lockout for embedded processors in programmable devices | Apr 6, 2017 | Issued |
Array
(
[id] => 13486561
[patent_doc_number] => 20180294823
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-11
[patent_title] => METHOD AND SYSTEM OF MULTI-FOLD DATA PROTECTION FOR HIGH-DENSITY STORAGE APPLIANCE WITH IMPROVED AVAILABILITY AND ROBUSTNESS
[patent_app_type] => utility
[patent_app_number] => 15/479605
[patent_app_country] => US
[patent_app_date] => 2017-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9445
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15479605
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/479605 | Method and system of multi-fold data protection for high-density storage appliance with improved availability and robustness | Apr 4, 2017 | Issued |
Array
(
[id] => 16494407
[patent_doc_number] => 10860449
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-08
[patent_title] => Adjustable retimer buffer
[patent_app_type] => utility
[patent_app_number] => 15/476571
[patent_app_country] => US
[patent_app_date] => 2017-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 21
[patent_no_of_words] => 19804
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15476571
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/476571 | Adjustable retimer buffer | Mar 30, 2017 | Issued |
Array
(
[id] => 11984662
[patent_doc_number] => 20170288817
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-05
[patent_title] => 'HARQ SYSTEMS AND METHODS FOR GRANT-FREE UPLINK TRANSMISSIONS'
[patent_app_type] => utility
[patent_app_number] => 15/470455
[patent_app_country] => US
[patent_app_date] => 2017-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 27890
[patent_no_of_claims] => 52
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15470455
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/470455 | HARQ systems and methods for grant-free uplink transmissions | Mar 26, 2017 | Issued |
Array
(
[id] => 11747276
[patent_doc_number] => 20170201349
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-13
[patent_title] => 'METHOD AND DEVICE FOR RETRANSMISION'
[patent_app_type] => utility
[patent_app_number] => 15/463789
[patent_app_country] => US
[patent_app_date] => 2017-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9267
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15463789
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/463789 | Method and device for retransmission | Mar 19, 2017 | Issued |
Array
(
[id] => 11716804
[patent_doc_number] => 20170185303
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-29
[patent_title] => 'QUASI-ERROR NOTIFICATIONS IN A DISPERSED STORAGE NETWORK'
[patent_app_type] => utility
[patent_app_number] => 15/457408
[patent_app_country] => US
[patent_app_date] => 2017-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7643
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15457408
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/457408 | Quasi-error notifications in a dispersed storage network | Mar 12, 2017 | Issued |
Array
(
[id] => 12262374
[patent_doc_number] => 20180081570
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'MEMORY SYSTEM AND PROCESSOR SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 15/456209
[patent_app_country] => US
[patent_app_date] => 2017-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5045
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15456209
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/456209 | Memory system having nonvolatile memory and volatile memory and processor system | Mar 9, 2017 | Issued |
Array
(
[id] => 15520799
[patent_doc_number] => 10567007
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-18
[patent_title] => Device and method of processing a data word using checkbits
[patent_app_type] => utility
[patent_app_number] => 15/449029
[patent_app_country] => US
[patent_app_date] => 2017-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 17871
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15449029
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/449029 | Device and method of processing a data word using checkbits | Mar 2, 2017 | Issued |
Array
(
[id] => 12575931
[patent_doc_number] => 10020914
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-10
[patent_title] => Methods and apparatus for maximum utilization of a dynamic varying digital data channel
[patent_app_type] => utility
[patent_app_number] => 15/437529
[patent_app_country] => US
[patent_app_date] => 2017-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 2786
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 271
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15437529
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/437529 | Methods and apparatus for maximum utilization of a dynamic varying digital data channel | Feb 20, 2017 | Issued |
Array
(
[id] => 15516971
[patent_doc_number] => 10565072
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-18
[patent_title] => Signal processing device, signal processing method, and program
[patent_app_type] => utility
[patent_app_number] => 16/077615
[patent_app_country] => US
[patent_app_date] => 2017-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 17657
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16077615
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/077615 | Signal processing device, signal processing method, and program | Feb 9, 2017 | Issued |
Array
(
[id] => 13998353
[patent_doc_number] => 20190068334
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-28
[patent_title] => METHODS, SYSTEMS AND APPARATUS FOR SCHEDULING OF SUBFRAMES AND HYBRID AUTOMATIC REPEAT REQUEST (HARQ) FEEDBACK
[patent_app_type] => utility
[patent_app_number] => 16/072557
[patent_app_country] => US
[patent_app_date] => 2017-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 25825
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16072557
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/072557 | METHODS, SYSTEMS AND APPARATUS FOR SCHEDULING OF SUBFRAMES AND HYBRID AUTOMATIC REPEAT REQUEST (HARQ) FEEDBACK | Feb 2, 2017 | Abandoned |
Array
(
[id] => 11716980
[patent_doc_number] => 20170185479
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-29
[patent_title] => 'METHOD, MEMORY CONTROLLER, AND MEMORY SYSTEM FOR READING DATA STORED IN FLASH MEMORY'
[patent_app_type] => utility
[patent_app_number] => 15/423593
[patent_app_country] => US
[patent_app_date] => 2017-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 15475
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15423593
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/423593 | Method, memory controller, and memory system for reading data stored in flash memory | Feb 2, 2017 | Issued |
Array
(
[id] => 13002507
[patent_doc_number] => 10024916
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-17
[patent_title] => Sequential circuit with error detection
[patent_app_type] => utility
[patent_app_number] => 15/422392
[patent_app_country] => US
[patent_app_date] => 2017-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 2647
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15422392
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/422392 | Sequential circuit with error detection | Jan 31, 2017 | Issued |
Array
(
[id] => 15061025
[patent_doc_number] => 10460824
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-29
[patent_title] => Semiconductor apparatus with reduced risks of chip counterfeiting and network invasion
[patent_app_type] => utility
[patent_app_number] => 15/416160
[patent_app_country] => US
[patent_app_date] => 2017-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 17
[patent_no_of_words] => 5815
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15416160
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/416160 | Semiconductor apparatus with reduced risks of chip counterfeiting and network invasion | Jan 25, 2017 | Issued |