John B Sotomayor
Examiner (ID: 832, Phone: (571)272-6978 , Office: P/3646 )
Most Active Art Unit | 3662 |
Art Unit(s) | 3662, 3642, 2202, 3646, 2201, 3641 |
Total Applications | 2701 |
Issued Applications | 2479 |
Pending Applications | 70 |
Abandoned Applications | 152 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 9372576
[patent_doc_number] => 20140082449
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-20
[patent_title] => 'LDPC Decoder With Variable Node Hardening'
[patent_app_type] => utility
[patent_app_number] => 13/622294
[patent_app_country] => US
[patent_app_date] => 2012-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8427
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13622294
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/622294 | LDPC Decoder With Variable Node Hardening | Sep 17, 2012 | Abandoned |
Array
(
[id] => 9372577
[patent_doc_number] => 20140082450
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-20
[patent_title] => 'Systems and Methods for Efficient Transfer in Iterative Processing'
[patent_app_type] => utility
[patent_app_number] => 13/621341
[patent_app_country] => US
[patent_app_date] => 2012-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7227
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13621341
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/621341 | Systems and Methods for Efficient Transfer in Iterative Processing | Sep 16, 2012 | Abandoned |
Array
(
[id] => 9372588
[patent_doc_number] => 20140082461
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-20
[patent_title] => 'Systems and Methods for Detector Side Trapping Set Mitigation'
[patent_app_type] => utility
[patent_app_number] => 13/619907
[patent_app_country] => US
[patent_app_date] => 2012-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7147
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13619907
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/619907 | Systems and methods for detector side trapping set mitigation | Sep 13, 2012 | Issued |
Array
(
[id] => 9365385
[patent_doc_number] => 20140075258
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-13
[patent_title] => 'ITERATIVE RECEIVER LOOP'
[patent_app_type] => utility
[patent_app_number] => 13/612911
[patent_app_country] => US
[patent_app_date] => 2012-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6258
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13612911
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/612911 | Iterative receiver loop | Sep 12, 2012 | Issued |
Array
(
[id] => 10611662
[patent_doc_number] => 09331713
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-03
[patent_title] => 'Encoding apparatus, control method of encoding apparatus, and memory device'
[patent_app_type] => utility
[patent_app_number] => 13/600929
[patent_app_country] => US
[patent_app_date] => 2012-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 17343
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13600929
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/600929 | Encoding apparatus, control method of encoding apparatus, and memory device | Aug 30, 2012 | Issued |
Array
(
[id] => 8886614
[patent_doc_number] => 20130159798
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-20
[patent_title] => 'NON-VOLATILE MEMORY DEVICE AND OPERATING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/601366
[patent_app_country] => US
[patent_app_date] => 2012-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3409
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13601366
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/601366 | NON-VOLATILE MEMORY DEVICE AND OPERATING METHOD THEREOF | Aug 30, 2012 | Abandoned |
Array
(
[id] => 8699091
[patent_doc_number] => 20130061100
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-07
[patent_title] => 'Field-Repair System and Method'
[patent_app_type] => utility
[patent_app_number] => 13/597220
[patent_app_country] => US
[patent_app_date] => 2012-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2957
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13597220
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/597220 | Field-Repair System and Method | Aug 27, 2012 | Abandoned |
Array
(
[id] => 8782027
[patent_doc_number] => 20130104002
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-25
[patent_title] => 'MEMORY CONTROLLER, SEMICONDUCTOR MEMORY SYSTEM, AND MEMORY CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/594116
[patent_app_country] => US
[patent_app_date] => 2012-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 15343
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13594116
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/594116 | Memory controller, semiconductor memory system, and memory control method | Aug 23, 2012 | Issued |
Array
(
[id] => 8746731
[patent_doc_number] => 20130086448
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-04
[patent_title] => 'ACCESSING LARGE AMOUNTS OF DATA IN A DISPERSED STORAGE NETWORK'
[patent_app_type] => utility
[patent_app_number] => 13/588391
[patent_app_country] => US
[patent_app_date] => 2012-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 12708
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13588391
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/588391 | Accessing large amounts of data in a dispersed storage network | Aug 16, 2012 | Issued |
Array
(
[id] => 9264901
[patent_doc_number] => 20130346831
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-26
[patent_title] => 'METHOD OF GENERATING FORWARD ERROR CORRECTION PACKET AND SERVER AND CLIENT APPARATUS EMPLOYING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/585334
[patent_app_country] => US
[patent_app_date] => 2012-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3299
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13585334
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/585334 | METHOD OF GENERATING FORWARD ERROR CORRECTION PACKET AND SERVER AND CLIENT APPARATUS EMPLOYING THE SAME | Aug 13, 2012 | Abandoned |
Array
(
[id] => 8722702
[patent_doc_number] => 20130073919
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-21
[patent_title] => 'INFORMATION PROCESSING SYSTEM, TRANSMITTING APPARATUS, RECEIVING APPARATUS, AND METHOD OF PROCESSING INFORMATION'
[patent_app_type] => utility
[patent_app_number] => 13/567133
[patent_app_country] => US
[patent_app_date] => 2012-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9236
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13567133
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/567133 | INFORMATION PROCESSING SYSTEM, TRANSMITTING APPARATUS, RECEIVING APPARATUS, AND METHOD OF PROCESSING INFORMATION | Aug 5, 2012 | Abandoned |
Array
(
[id] => 10053216
[patent_doc_number] => 09093096
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-28
[patent_title] => 'Flaw scan circuit for repeatable run out (RRO) data'
[patent_app_type] => utility
[patent_app_number] => 13/559744
[patent_app_country] => US
[patent_app_date] => 2012-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3539
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13559744
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/559744 | Flaw scan circuit for repeatable run out (RRO) data | Jul 26, 2012 | Issued |
Array
(
[id] => 10029359
[patent_doc_number] => 09071277
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-06-30
[patent_title] => 'Correction of structured burst errors in data'
[patent_app_type] => utility
[patent_app_number] => 13/556561
[patent_app_country] => US
[patent_app_date] => 2012-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 8196
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13556561
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/556561 | Correction of structured burst errors in data | Jul 23, 2012 | Issued |
Array
(
[id] => 8639605
[patent_doc_number] => 20130031409
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-31
[patent_title] => 'DEVICE AND METHOD FOR TESTING A MEMORY OF AN ELECTRIC TOOL'
[patent_app_type] => utility
[patent_app_number] => 13/550070
[patent_app_country] => US
[patent_app_date] => 2012-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2239
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13550070
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/550070 | DEVICE AND METHOD FOR TESTING A MEMORY OF AN ELECTRIC TOOL | Jul 15, 2012 | Abandoned |
Array
(
[id] => 8639633
[patent_doc_number] => 20130031436
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-31
[patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT, SCAN FLIP-FLOP, AND TEST METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 13/545616
[patent_app_country] => US
[patent_app_date] => 2012-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 14759
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13545616
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/545616 | SEMICONDUCTOR INTEGRATED CIRCUIT, SCAN FLIP-FLOP, AND TEST METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT | Jul 9, 2012 | Abandoned |
Array
(
[id] => 9207706
[patent_doc_number] => 20140006883
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-02
[patent_title] => 'SYSTEM AND METHOD FOR ALIGNING DATA BITS'
[patent_app_type] => utility
[patent_app_number] => 13/539519
[patent_app_country] => US
[patent_app_date] => 2012-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6870
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13539519
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/539519 | System and method for aligning data bits | Jul 1, 2012 | Issued |
Array
(
[id] => 11454136
[patent_doc_number] => 09577795
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-02-21
[patent_title] => 'Impulse noise diagnosis during retransmission'
[patent_app_type] => utility
[patent_app_number] => 13/539439
[patent_app_country] => US
[patent_app_date] => 2012-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4497
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13539439
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/539439 | Impulse noise diagnosis during retransmission | Jun 29, 2012 | Issued |
Array
(
[id] => 10890691
[patent_doc_number] => 08914704
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-16
[patent_title] => 'Mechanism for achieving high memory reliablity, availability and serviceability'
[patent_app_type] => utility
[patent_app_number] => 13/538922
[patent_app_country] => US
[patent_app_date] => 2012-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4667
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13538922
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/538922 | Mechanism for achieving high memory reliablity, availability and serviceability | Jun 28, 2012 | Issued |
Array
(
[id] => 9207719
[patent_doc_number] => 20140006897
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-02
[patent_title] => 'CORRECTION OF STRUCTURED BURST ERRORS IN DATA'
[patent_app_type] => utility
[patent_app_number] => 13/538214
[patent_app_country] => US
[patent_app_date] => 2012-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 8148
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13538214
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/538214 | CORRECTION OF STRUCTURED BURST ERRORS IN DATA | Jun 28, 2012 | Abandoned |
Array
(
[id] => 9207727
[patent_doc_number] => 20140006904
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-02
[patent_title] => 'ENCODING INFORMATION IN ERROR CORRECTING CODES'
[patent_app_type] => utility
[patent_app_number] => 13/537703
[patent_app_country] => US
[patent_app_date] => 2012-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5288
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13537703
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/537703 | ENCODING INFORMATION IN ERROR CORRECTING CODES | Jun 28, 2012 | Abandoned |