
John B. Vigushin
Examiner (ID: 6446)
| Most Active Art Unit | 2841 |
| Art Unit(s) | 2827, 2103, 2835, 2841, 3662 |
| Total Applications | 656 |
| Issued Applications | 594 |
| Pending Applications | 37 |
| Abandoned Applications | 25 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17896793
[patent_doc_number] => 20220306455
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-29
[patent_title] => MICROELECTROMECHANICAL SYSTEM AND PROCESS OF MAKING IT
[patent_app_type] => utility
[patent_app_number] => 17/214954
[patent_app_country] => US
[patent_app_date] => 2021-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2868
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17214954
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/214954 | Microelectromechanical system and process of making it | Mar 28, 2021 | Issued |
Array
(
[id] => 19809379
[patent_doc_number] => 12240748
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-04
[patent_title] => MEMS die and MEMS-based sensor
[patent_app_type] => utility
[patent_app_number] => 17/207722
[patent_app_country] => US
[patent_app_date] => 2021-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 44
[patent_figures_cnt] => 51
[patent_no_of_words] => 15766
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17207722
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/207722 | MEMS die and MEMS-based sensor | Mar 20, 2021 | Issued |
Array
(
[id] => 17882532
[patent_doc_number] => 20220298009
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => SENSOR WITH DIMPLE FEATURES AND IMPROVED OUT-OF-PLANE STICTION
[patent_app_type] => utility
[patent_app_number] => 17/206079
[patent_app_country] => US
[patent_app_date] => 2021-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4246
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17206079
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/206079 | Sensor with dimple features and improved out-of-plane stiction | Mar 17, 2021 | Issued |
Array
(
[id] => 16905081
[patent_doc_number] => 20210183997
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-17
[patent_title] => GATE CUT ISOLATION INCLUDING AIR GAP, INTEGRATED CIRCUIT INCLUDING SAME AND RELATED METHOD
[patent_app_type] => utility
[patent_app_number] => 17/185236
[patent_app_country] => US
[patent_app_date] => 2021-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4940
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17185236
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/185236 | Gate cut isolation including air gap, integrated circuit including same and related method | Feb 24, 2021 | Issued |
Array
(
[id] => 16936799
[patent_doc_number] => 20210202688
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-01
[patent_title] => Precision Capacitor
[patent_app_type] => utility
[patent_app_number] => 17/181485
[patent_app_country] => US
[patent_app_date] => 2021-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4146
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17181485
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/181485 | Precision capacitor | Feb 21, 2021 | Issued |
Array
(
[id] => 17036461
[patent_doc_number] => 20210253419
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-19
[patent_title] => ANALYSIS METHOD OF A DEVICE, PERFORMED THROUGH A MEMS SENSOR, AND SYSTEM THEREOF INCLUDING THE DEVICE AND THE MEMS SENSOR
[patent_app_type] => utility
[patent_app_number] => 17/175410
[patent_app_country] => US
[patent_app_date] => 2021-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7598
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17175410
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/175410 | Analysis method of a device, performed through a MEMS sensor, and system thereof including the device and the MEMS sensor | Feb 11, 2021 | Issued |
Array
(
[id] => 17040809
[patent_doc_number] => 20210257445
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-19
[patent_title] => CAPACITIVE DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/171028
[patent_app_country] => US
[patent_app_date] => 2021-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5625
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17171028
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/171028 | Capacitive device | Feb 8, 2021 | Issued |
Array
(
[id] => 16981684
[patent_doc_number] => 20210225921
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-22
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/162221
[patent_app_country] => US
[patent_app_date] => 2021-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6638
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17162221
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/162221 | Semiconductor device and method of manufacturing the same | Jan 28, 2021 | Issued |
Array
(
[id] => 16839210
[patent_doc_number] => 20210147222
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-20
[patent_title] => SEMICONDUCTOR INTEGRATED DEVICE WITH ELECTRICAL CONTACTS BETWEEN STACKED DIES AND CORRESPONDING MANUFACTURING PROCESS
[patent_app_type] => utility
[patent_app_number] => 17/161367
[patent_app_country] => US
[patent_app_date] => 2021-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5330
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17161367
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/161367 | Semiconductor integrated device with electrical contacts between stacked dies and corresponding manufacturing process | Jan 27, 2021 | Issued |
Array
(
[id] => 19582570
[patent_doc_number] => 12148698
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-19
[patent_title] => Semiconductor device and semiconductor device manufacturing method
[patent_app_type] => utility
[patent_app_number] => 17/138917
[patent_app_country] => US
[patent_app_date] => 2020-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3451
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17138917
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/138917 | Semiconductor device and semiconductor device manufacturing method | Dec 30, 2020 | Issued |
Array
(
[id] => 18205624
[patent_doc_number] => 11588032
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-21
[patent_title] => Three-dimensional semiconductor memory devices and methods of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 17/129667
[patent_app_country] => US
[patent_app_date] => 2020-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 70
[patent_figures_cnt] => 93
[patent_no_of_words] => 23691
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17129667
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/129667 | Three-dimensional semiconductor memory devices and methods of fabricating the same | Dec 20, 2020 | Issued |
Array
(
[id] => 18504531
[patent_doc_number] => 11702335
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-18
[patent_title] => Low stress integrated device package
[patent_app_type] => utility
[patent_app_number] => 17/112894
[patent_app_country] => US
[patent_app_date] => 2020-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6033
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17112894
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/112894 | Low stress integrated device package | Dec 3, 2020 | Issued |
Array
(
[id] => 19277329
[patent_doc_number] => 12027461
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-02
[patent_title] => Semiconductor device including buried conductive fingers and method of making the same
[patent_app_type] => utility
[patent_app_number] => 17/108752
[patent_app_country] => US
[patent_app_date] => 2020-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 13558
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17108752
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/108752 | Semiconductor device including buried conductive fingers and method of making the same | Nov 30, 2020 | Issued |
Array
(
[id] => 17645519
[patent_doc_number] => 20220173258
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-02
[patent_title] => WAVEGUIDE DUAL-DEPLETION REGION (DDR) PHOTODIODES
[patent_app_type] => utility
[patent_app_number] => 17/106181
[patent_app_country] => US
[patent_app_date] => 2020-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3698
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -27
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17106181
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/106181 | WAVEGUIDE DUAL-DEPLETION REGION (DDR) PHOTODIODES | Nov 29, 2020 | Abandoned |
Array
(
[id] => 16915532
[patent_doc_number] => 20210188624
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-24
[patent_title] => MICROELECTRONICS PACKAGE WITH VERTICALLY STACKED MEMS DEVICE AND CONTROLLER DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/102957
[patent_app_country] => US
[patent_app_date] => 2020-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10740
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17102957
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/102957 | Microelectronics package with vertically stacked MEMS device and controller device | Nov 23, 2020 | Issued |
Array
(
[id] => 16872480
[patent_doc_number] => 20210165947
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-03
[patent_title] => INTEGRATED CIRCUITS INCLUDING STANDARD CELL STRUCTURES AND LAYOUT METHODS
[patent_app_type] => utility
[patent_app_number] => 17/087915
[patent_app_country] => US
[patent_app_date] => 2020-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5597
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17087915
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/087915 | INTEGRATED CIRCUITS INCLUDING STANDARD CELL STRUCTURES AND LAYOUT METHODS | Nov 2, 2020 | Abandoned |
Array
(
[id] => 16933731
[patent_doc_number] => 20210199620
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-01
[patent_title] => NANOBIO SENSING DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/084872
[patent_app_country] => US
[patent_app_date] => 2020-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5497
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17084872
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/084872 | Nanobio sensing device | Oct 29, 2020 | Issued |
Array
(
[id] => 17270416
[patent_doc_number] => 11195845
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-12-07
[patent_title] => Substrate processing method and device manufactured by the same
[patent_app_type] => utility
[patent_app_number] => 17/072480
[patent_app_country] => US
[patent_app_date] => 2020-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 34
[patent_no_of_words] => 14222
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17072480
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/072480 | Substrate processing method and device manufactured by the same | Oct 15, 2020 | Issued |
Array
(
[id] => 16625089
[patent_doc_number] => 20210043742
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-11
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/068396
[patent_app_country] => US
[patent_app_date] => 2020-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14607
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17068396
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/068396 | Semiconductor device and manufacturing method of semiconductor device | Oct 11, 2020 | Issued |
Array
(
[id] => 16609211
[patent_doc_number] => 10910224
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-02
[patent_title] => Semiconductor device having buried gate structure and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 17/019553
[patent_app_country] => US
[patent_app_date] => 2020-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 45
[patent_no_of_words] => 22114
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17019553
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/019553 | Semiconductor device having buried gate structure and method for fabricating the same | Sep 13, 2020 | Issued |