John B. Vigushin

Array ( [id] => 7620122 [patent_doc_number] => 06943060 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-09-13 [patent_title] => 'Method for fabricating integrated circuit package with solder bumps' [patent_app_type] => utility [patent_app_number] => 10/794945 [patent_app_country] => US [patent_app_date] => 2004-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 3043 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/943/06943060.pdf [firstpage_image] =>[orig_patent_app_number] => 10794945 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6943535 [patent_doc_number] => 20050195584 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-08 [patent_title] => 'Midspan patch panel with compensation circuit for data terminal equipment, power insertion and data collection' [patent_app_type] => utility [patent_app_number] => 10/791292 [patent_app_country] => US [patent_app_date] => 2004-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 8505 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0195/20050195584.pdf [firstpage_image] =>[orig_patent_app_number] => 10791292 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6943534 [patent_doc_number] => 20050195583 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-08 [patent_title] => 'Midspan patch panel with circuit separation for data terminal equipment, power insertion and data collection' [patent_app_type] => utility [patent_app_number] => 10/791291 [patent_app_country] => US [patent_app_date] => 2004-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 8518 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0195/20050195583.pdf [firstpage_image] =>[orig_patent_app_number] => 10791291 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7185431 [patent_doc_number] => 20050191785 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-01 [patent_title] => 'Via structure of packages for high frequency semiconductor devices' [patent_app_type] => utility [patent_app_number] => 10/788711 [patent_app_country] => US [patent_app_date] => 2004-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4652 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0191/20050191785.pdf [firstpage_image] =>[orig_patent_app_number] => 10788711 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 639730 [patent_doc_number] => 07126829 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-10-24 [patent_title] => 'Adapter board for stacking Ball-Grid-Array (BGA) chips' [patent_app_type] => utility [patent_app_number] => 10/708101 [patent_app_country] => US [patent_app_date] => 2004-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 3089 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 263 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/126/07126829.pdf [firstpage_image] =>[orig_patent_app_number] => 10708101 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 491548 [patent_doc_number] => 07215016 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-05-08 [patent_title] => 'Multi-chips stacked package' [patent_app_type] => utility [patent_app_number] => 10/747114 [patent_app_country] => US [patent_app_date] => 2003-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 2144 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/215/07215016.pdf [firstpage_image] =>[orig_patent_app_number] => 10747114 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7320763 [patent_doc_number] => 20040136364 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-15 [patent_title] => 'Electronic apparatus' [patent_app_type] => new [patent_app_number] => 10/743191 [patent_app_country] => US [patent_app_date] => 2003-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4852 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0136/20040136364.pdf [firstpage_image] =>[orig_patent_app_number] => 10743191 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 511929 [patent_doc_number] => 07203074 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-04-10 [patent_title] => 'Electronic circuit building block' [patent_app_type] => utility [patent_app_number] => 10/738405 [patent_app_country] => US [patent_app_date] => 2003-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 29 [patent_no_of_words] => 10092 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/203/07203074.pdf [firstpage_image] =>[orig_patent_app_number] => 10738405 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 506957 [patent_doc_number] => 07202420 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-04-10 [patent_title] => 'Methods to prevent mechanical flexure related BGA failure' [patent_app_type] => utility [patent_app_number] => 10/738688 [patent_app_country] => US [patent_app_date] => 2003-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 2708 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/202/07202420.pdf [firstpage_image] =>[orig_patent_app_number] => 10738688 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 540308 [patent_doc_number] => 07176579 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-02-13 [patent_title] => 'Semiconductor module' [patent_app_type] => utility [patent_app_number] => 10/733581 [patent_app_country] => US [patent_app_date] => 2003-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 21 [patent_no_of_words] => 9449 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 45 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/176/07176579.pdf [firstpage_image] =>[orig_patent_app_number] => 10733581 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7176773 [patent_doc_number] => 20050123677 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-09 [patent_title] => 'System, method and apparatus for optimizing power delivery and signal routing in printed circuit board design' [patent_app_type] => utility [patent_app_number] => 10/727362 [patent_app_country] => US [patent_app_date] => 2003-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4457 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0123/20050123677.pdf [firstpage_image] =>[orig_patent_app_number] => 10727362 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 604597 [patent_doc_number] => 07152313 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-12-26 [patent_title] => 'Package substrate for integrated circuit and method of making the substrate' [patent_app_type] => utility [patent_app_number] => 10/723414 [patent_app_country] => US [patent_app_date] => 2003-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 2620 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/152/07152313.pdf [firstpage_image] =>[orig_patent_app_number] => 10723414 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 606684 [patent_doc_number] => 07154049 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-12-26 [patent_title] => 'Apparatus for crosstalk compensation in a telecommunications connector' [patent_app_type] => utility [patent_app_number] => 10/716808 [patent_app_country] => US [patent_app_date] => 2003-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 2209 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/154/07154049.pdf [firstpage_image] =>[orig_patent_app_number] => 10716808 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7302359 [patent_doc_number] => 20040114336 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-06-17 [patent_title] => 'Techniques for fabricating a resistor on a flexible base material' [patent_app_type] => new [patent_app_number] => 10/716143 [patent_app_country] => US [patent_app_date] => 2003-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4882 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 38 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0114/20040114336.pdf [firstpage_image] =>[orig_patent_app_number] => 10716143 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 624880 [patent_doc_number] => 07139177 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-11-21 [patent_title] => 'Printed circuit board with void between pins' [patent_app_type] => utility [patent_app_number] => 10/695100 [patent_app_country] => US [patent_app_date] => 2003-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 4983 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/139/07139177.pdf [firstpage_image] =>[orig_patent_app_number] => 10695100 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7357854 [patent_doc_number] => 20040090748 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-05-13 [patent_title] => 'Printed circuit board and method for installing printed circuit board onto electro-conductive housing' [patent_app_type] => new [patent_app_number] => 10/695463 [patent_app_country] => US [patent_app_date] => 2003-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5859 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0090/20040090748.pdf [firstpage_image] =>[orig_patent_app_number] => 10695463 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 708728 [patent_doc_number] => 07061087 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-13 [patent_title] => 'Multi-package stack module' [patent_app_type] => utility [patent_app_number] => 10/678412 [patent_app_country] => US [patent_app_date] => 2003-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2212 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/061/07061087.pdf [firstpage_image] =>[orig_patent_app_number] => 10678412 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7297626 [patent_doc_number] => 20040125516 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-01 [patent_title] => 'Assembly of ICs with blocking capacitors and printed circuit boards' [patent_app_type] => new [patent_app_number] => 10/669640 [patent_app_country] => US [patent_app_date] => 2003-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2117 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 34 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0125/20040125516.pdf [firstpage_image] =>[orig_patent_app_number] => 10669640 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 775954 [patent_doc_number] => 07002812 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-21 [patent_title] => 'Electronic module and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 10/669688 [patent_app_country] => US [patent_app_date] => 2003-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 23 [patent_no_of_words] => 8280 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/002/07002812.pdf [firstpage_image] =>[orig_patent_app_number] => 10669688 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7260381 [patent_doc_number] => 20040150095 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-05 [patent_title] => 'Stacked chip electronic package having laminate carrier and method of making same' [patent_app_type] => new [patent_app_number] => 10/661616 [patent_app_country] => US [patent_app_date] => 2003-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 9430 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0150/20040150095.pdf [firstpage_image] =>[orig_patent_app_number] => 10661616 [rel_patent_id] =>[rel_patent_doc_number] =>)