John B. Vigushin

Array ( [id] => 946828 [patent_doc_number] => 06965162 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-11-15 [patent_title] => 'Semiconductor chip mounting substrate and semiconductor device using it' [patent_app_type] => utility [patent_app_number] => 10/226539 [patent_app_country] => US [patent_app_date] => 2002-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 16 [patent_no_of_words] => 3995 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 42 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/965/06965162.pdf [firstpage_image] =>[orig_patent_app_number] => 10226539 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6317225 [patent_doc_number] => 20020195718 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-26 [patent_title] => 'Process for mounting electronic device and semiconductor device' [patent_app_type] => new [patent_app_number] => 10/224504 [patent_app_country] => US [patent_app_date] => 2002-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 6900 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0195/20020195718.pdf [firstpage_image] =>[orig_patent_app_number] => 10224504 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1057885 [patent_doc_number] => 06856516 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-02-15 [patent_title] => 'Ball grid array resistor capacitor network' [patent_app_type] => utility [patent_app_number] => 10/224052 [patent_app_country] => US [patent_app_date] => 2002-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 5384 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/856/06856516.pdf [firstpage_image] =>[orig_patent_app_number] => 10224052 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6480471 [patent_doc_number] => 20020189083 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-19 [patent_title] => 'Surface-mount type switching power-supply unit and mounting method for the same' [patent_app_type] => new [patent_app_number] => 10/208944 [patent_app_country] => US [patent_app_date] => 2002-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4612 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0189/20020189083.pdf [firstpage_image] =>[orig_patent_app_number] => 10208944 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6320886 [patent_doc_number] => 20020196614 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-26 [patent_title] => 'Method and apparatus for providing power to a microprocessor with integrated thermal and EMI management' [patent_app_type] => new [patent_app_number] => 10/201384 [patent_app_country] => US [patent_app_date] => 2002-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 37 [patent_no_of_words] => 9363 [patent_no_of_claims] => 60 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0196/20020196614.pdf [firstpage_image] =>[orig_patent_app_number] => 10201384 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6409977 [patent_doc_number] => 20020182920 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-05 [patent_title] => 'Semiconductor device socket, assembly and methods' [patent_app_type] => new [patent_app_number] => 10/202539 [patent_app_country] => US [patent_app_date] => 2002-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6319 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0182/20020182920.pdf [firstpage_image] =>[orig_patent_app_number] => 10202539 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6691673 [patent_doc_number] => 20030039105 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-27 [patent_title] => 'System board' [patent_app_type] => new [patent_app_number] => 10/200731 [patent_app_country] => US [patent_app_date] => 2002-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 4595 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0039/20030039105.pdf [firstpage_image] =>[orig_patent_app_number] => 10200731 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1067331 [patent_doc_number] => 06847527 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-01-25 [patent_title] => 'Interconnect module with reduced power distribution impedance' [patent_app_type] => utility [patent_app_number] => 10/199926 [patent_app_country] => US [patent_app_date] => 2002-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 11737 [patent_no_of_claims] => 63 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/847/06847527.pdf [firstpage_image] =>[orig_patent_app_number] => 10199926 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1067331 [patent_doc_number] => 06847527 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-01-25 [patent_title] => 'Interconnect module with reduced power distribution impedance' [patent_app_type] => utility [patent_app_number] => 10/199926 [patent_app_country] => US [patent_app_date] => 2002-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 11737 [patent_no_of_claims] => 63 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/847/06847527.pdf [firstpage_image] =>[orig_patent_app_number] => 10199926 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7611120 [patent_doc_number] => 06841737 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-01-11 [patent_title] => 'Wired circuit board' [patent_app_type] => utility [patent_app_number] => 10/195392 [patent_app_country] => US [patent_app_date] => 2002-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 21 [patent_no_of_words] => 15012 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/841/06841737.pdf [firstpage_image] =>[orig_patent_app_number] => 10195392 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7622153 [patent_doc_number] => 06977348 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-12-20 [patent_title] => 'High density laminated substrate structure and manufacture method thereof' [patent_app_type] => utility [patent_app_number] => 10/064424 [patent_app_country] => US [patent_app_date] => 2002-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 18 [patent_no_of_words] => 3707 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/977/06977348.pdf [firstpage_image] =>[orig_patent_app_number] => 10064424 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7425486 [patent_doc_number] => 20040001328 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-01 [patent_title] => 'Back Plane Structure for SCSI' [patent_app_type] => new [patent_app_number] => 10/179292 [patent_app_country] => US [patent_app_date] => 2002-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1399 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20040001328.pdf [firstpage_image] =>[orig_patent_app_number] => 10179292 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1132633 [patent_doc_number] => 06787920 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-09-07 [patent_title] => 'Electronic circuit board manufacturing process and associated apparatus' [patent_app_type] => B2 [patent_app_number] => 10/179761 [patent_app_country] => US [patent_app_date] => 2002-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1709 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/787/06787920.pdf [firstpage_image] =>[orig_patent_app_number] => 10179761 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 994784 [patent_doc_number] => 06917525 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-12 [patent_title] => 'Construction structures and manufacturing processes for probe card assemblies and packages having wafer level springs' [patent_app_type] => utility [patent_app_number] => 10/178103 [patent_app_country] => US [patent_app_date] => 2002-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 60 [patent_figures_cnt] => 84 [patent_no_of_words] => 29433 [patent_no_of_claims] => 67 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/917/06917525.pdf [firstpage_image] =>[orig_patent_app_number] => 10178103 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6109063 [patent_doc_number] => 20020172016 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-21 [patent_title] => 'Flat mount with at least one semiconductor chip' [patent_app_type] => new [patent_app_number] => 10/156508 [patent_app_country] => US [patent_app_date] => 2002-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3471 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0172/20020172016.pdf [firstpage_image] =>[orig_patent_app_number] => 10156508 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6519030 [patent_doc_number] => 20020135986 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-26 [patent_title] => 'Electronic device and a method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 10/152839 [patent_app_country] => US [patent_app_date] => 2002-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 9424 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0135/20020135986.pdf [firstpage_image] =>[orig_patent_app_number] => 10152839 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 677156 [patent_doc_number] => 07087991 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-08 [patent_title] => 'Integrated circuit package and method of manufacture' [patent_app_type] => utility [patent_app_number] => 10/063793 [patent_app_country] => US [patent_app_date] => 2002-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 17 [patent_no_of_words] => 3650 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/087/07087991.pdf [firstpage_image] =>[orig_patent_app_number] => 10063793 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 973865 [patent_doc_number] => 06937480 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-30 [patent_title] => 'Printed wiring board' [patent_app_type] => utility [patent_app_number] => 10/142203 [patent_app_country] => US [patent_app_date] => 2002-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 38 [patent_no_of_words] => 16895 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/937/06937480.pdf [firstpage_image] =>[orig_patent_app_number] => 10142203 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 973863 [patent_doc_number] => 06937479 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-30 [patent_title] => 'Sensor isolation system' [patent_app_type] => utility [patent_app_number] => 10/141993 [patent_app_country] => US [patent_app_date] => 2002-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 20 [patent_no_of_words] => 4506 [patent_no_of_claims] => 96 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 27 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/937/06937479.pdf [firstpage_image] =>[orig_patent_app_number] => 10141993 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6612088 [patent_doc_number] => 20030209797 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-13 [patent_title] => 'Direct alignment of contacts' [patent_app_type] => new [patent_app_number] => 10/141252 [patent_app_country] => US [patent_app_date] => 2002-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4220 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 220 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0209/20030209797.pdf [firstpage_image] =>[orig_patent_app_number] => 10141252 [rel_patent_id] =>[rel_patent_doc_number] =>)