
John C. Hong
Examiner (ID: 1779, Phone: (571)272-4529 , Office: P/3726 )
| Most Active Art Unit | 3726 |
| Art Unit(s) | 3726 |
| Total Applications | 2343 |
| Issued Applications | 1904 |
| Pending Applications | 53 |
| Abandoned Applications | 396 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9358734
[patent_doc_number] => 08677289
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-03-18
[patent_title] => 'Method of generating assistant feature'
[patent_app_type] => utility
[patent_app_number] => 13/615632
[patent_app_country] => US
[patent_app_date] => 2012-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 2289
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13615632
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/615632 | Method of generating assistant feature | Sep 13, 2012 | Issued |
Array
(
[id] => 9116330
[patent_doc_number] => 08572522
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-29
[patent_title] => 'Illumination-source shape definition in optical lithography'
[patent_app_type] => utility
[patent_app_number] => 13/618562
[patent_app_country] => US
[patent_app_date] => 2012-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 9210
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13618562
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/618562 | Illumination-source shape definition in optical lithography | Sep 13, 2012 | Issued |
Array
(
[id] => 9000895
[patent_doc_number] => 20130222019
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-29
[patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT, SEMICONDUCTOR DEVICE, AND METHOD OF DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 13/596252
[patent_app_country] => US
[patent_app_date] => 2012-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5227
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13596252
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/596252 | SEMICONDUCTOR INTEGRATED CIRCUIT, SEMICONDUCTOR DEVICE, AND METHOD OF DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT | Aug 27, 2012 | Abandoned |
Array
(
[id] => 9358733
[patent_doc_number] => 08677288
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-03-18
[patent_title] => 'Test pattern selection method for OPC model calibration'
[patent_app_type] => utility
[patent_app_number] => 13/594492
[patent_app_country] => US
[patent_app_date] => 2012-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 3727
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 294
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13594492
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/594492 | Test pattern selection method for OPC model calibration | Aug 23, 2012 | Issued |
Array
(
[id] => 8686904
[patent_doc_number] => 20130055188
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-02-28
[patent_title] => 'SEMICONDUCTOR LAYOUT SETTING DEVICE, SEMICONDUCTOR LAYOUT SETTING METHOD, AND SEMICONDUCTOR LAYOUT SETTING PROGRAM'
[patent_app_type] => utility
[patent_app_number] => 13/593192
[patent_app_country] => US
[patent_app_date] => 2012-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 40
[patent_no_of_words] => 10865
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13593192
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/593192 | SEMICONDUCTOR LAYOUT SETTING DEVICE, SEMICONDUCTOR LAYOUT SETTING METHOD, AND SEMICONDUCTOR LAYOUT SETTING PROGRAM | Aug 22, 2012 | Abandoned |
Array
(
[id] => 9248596
[patent_doc_number] => 08612898
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-12-17
[patent_title] => 'Identification of illegal devices using contact mapping'
[patent_app_type] => utility
[patent_app_number] => 13/585152
[patent_app_country] => US
[patent_app_date] => 2012-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2828
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13585152
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/585152 | Identification of illegal devices using contact mapping | Aug 13, 2012 | Issued |
Array
(
[id] => 9404876
[patent_doc_number] => 08694941
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-04-08
[patent_title] => 'System and method for abutment in the presence of dummy shapes'
[patent_app_type] => utility
[patent_app_number] => 13/570942
[patent_app_country] => US
[patent_app_date] => 2012-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 4666
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13570942
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/570942 | System and method for abutment in the presence of dummy shapes | Aug 8, 2012 | Issued |
Array
(
[id] => 9218549
[patent_doc_number] => 08631359
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-01-14
[patent_title] => 'System and technique for modeling resist profile change sensitivity at different heights'
[patent_app_type] => utility
[patent_app_number] => 13/569162
[patent_app_country] => US
[patent_app_date] => 2012-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 5537
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13569162
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/569162 | System and technique for modeling resist profile change sensitivity at different heights | Aug 6, 2012 | Issued |
Array
(
[id] => 10732003
[patent_doc_number] => 20160078153
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-17
[patent_title] => 'SUBTHRESHOLD STANDARD CELL LOGIC LIBRARY'
[patent_app_type] => utility
[patent_app_number] => 13/564902
[patent_app_country] => US
[patent_app_date] => 2012-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1384
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13564902
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/564902 | SUBTHRESHOLD STANDARD CELL LOGIC LIBRARY | Aug 1, 2012 | Abandoned |
Array
(
[id] => 8639720
[patent_doc_number] => 20130031524
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-31
[patent_title] => 'ROUTING METHODS FOR INTEGRATED CIRCUIT DESIGNS'
[patent_app_type] => utility
[patent_app_number] => 13/559612
[patent_app_country] => US
[patent_app_date] => 2012-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5516
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13559612
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/559612 | ROUTING METHODS FOR INTEGRATED CIRCUIT DESIGNS | Jul 26, 2012 | Abandoned |
Array
(
[id] => 9187246
[patent_doc_number] => 08627247
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-01-07
[patent_title] => 'Systems and methods for fixing pin mismatch in layout migration'
[patent_app_type] => utility
[patent_app_number] => 13/546562
[patent_app_country] => US
[patent_app_date] => 2012-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7298
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13546562
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/546562 | Systems and methods for fixing pin mismatch in layout migration | Jul 10, 2012 | Issued |
Array
(
[id] => 8474434
[patent_doc_number] => 20120273841
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-01
[patent_title] => 'Methods for Cell Phasing and Placement in Dynamic Array Architecture and Implementation of the Same'
[patent_app_type] => utility
[patent_app_number] => 13/540529
[patent_app_country] => US
[patent_app_date] => 2012-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 12316
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13540529
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/540529 | Methods for cell phasing and placement in dynamic array architecture and implementation of the same | Jul 1, 2012 | Issued |
Array
(
[id] => 8462625
[patent_doc_number] => 20120267794
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-25
[patent_title] => 'STRUCTURE AND DESIGN STRUCTURE FOR HIGH-Q VALUE INDUCTOR AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/535412
[patent_app_country] => US
[patent_app_date] => 2012-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3851
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13535412
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/535412 | Structure and design structure for high-Q value inductor and method of manufacturing the same | Jun 27, 2012 | Issued |
Array
(
[id] => 10841388
[patent_doc_number] => 08869088
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-10-21
[patent_title] => 'Oversized interposer formed from a multi-pattern region mask'
[patent_app_type] => utility
[patent_app_number] => 13/535102
[patent_app_country] => US
[patent_app_date] => 2012-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 16
[patent_no_of_words] => 7100
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13535102
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/535102 | Oversized interposer formed from a multi-pattern region mask | Jun 26, 2012 | Issued |
Array
(
[id] => 8564082
[patent_doc_number] => 20120326653
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-27
[patent_title] => 'Convergent Energized IT Apparatus for Residential Use'
[patent_app_type] => utility
[patent_app_number] => 13/533456
[patent_app_country] => US
[patent_app_date] => 2012-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8616
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13533456
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/533456 | Convergent energized IT apparatus for residential use | Jun 25, 2012 | Issued |
Array
(
[id] => 8878907
[patent_doc_number] => 08473892
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-06-25
[patent_title] => 'Computer aided design system and method'
[patent_app_type] => utility
[patent_app_number] => 13/526582
[patent_app_country] => US
[patent_app_date] => 2012-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3270
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13526582
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/526582 | Computer aided design system and method | Jun 18, 2012 | Issued |
Array
(
[id] => 8959169
[patent_doc_number] => 08504962
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-08-06
[patent_title] => 'Through-silicon via admittance extraction'
[patent_app_type] => utility
[patent_app_number] => 13/526442
[patent_app_country] => US
[patent_app_date] => 2012-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 8159
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13526442
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/526442 | Through-silicon via admittance extraction | Jun 17, 2012 | Issued |
Array
(
[id] => 9176238
[patent_doc_number] => 20130318223
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-28
[patent_title] => 'COMMUNICATION SYSTEM AND COMMUNICATON METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/481662
[patent_app_country] => US
[patent_app_date] => 2012-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7118
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13481662
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/481662 | Communication system and communicaton method | May 24, 2012 | Issued |
Array
(
[id] => 8520233
[patent_doc_number] => 20120319641
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-20
[patent_title] => 'Endless Miles'
[patent_app_type] => utility
[patent_app_number] => 13/473158
[patent_app_country] => US
[patent_app_date] => 2012-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2810
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13473158
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/473158 | Endless Miles | May 15, 2012 | Abandoned |
Array
(
[id] => 10053966
[patent_doc_number] => 09093855
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-28
[patent_title] => 'Portable battery charger'
[patent_app_type] => utility
[patent_app_number] => 13/473394
[patent_app_country] => US
[patent_app_date] => 2012-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 5072
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13473394
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/473394 | Portable battery charger | May 15, 2012 | Issued |